From patchwork Thu Nov 24 15:14:21 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 83919 Delivered-To: patch@linaro.org Received: by 10.182.1.168 with SMTP id 8csp212864obn; Thu, 24 Nov 2016 07:16:14 -0800 (PST) X-Received: by 10.98.92.133 with SMTP id q127mr2804827pfb.152.1480000574589; Thu, 24 Nov 2016 07:16:14 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x5si24776507pgf.265.2016.11.24.07.16.14; Thu, 24 Nov 2016 07:16:14 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S966483AbcKXPQJ (ORCPT + 25 others); Thu, 24 Nov 2016 10:16:09 -0500 Received: from mail-wm0-f43.google.com ([74.125.82.43]:35455 "EHLO mail-wm0-f43.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S966163AbcKXPPh (ORCPT ); Thu, 24 Nov 2016 10:15:37 -0500 Received: by mail-wm0-f43.google.com with SMTP id a197so117581095wmd.0 for ; Thu, 24 Nov 2016 07:14:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=h4Ktdn1QJOrxeBEtdCSnRIEhqGzY2rtfrktXEvbJslQ=; b=fy+vKsV7xNEwl5FWxBdXWky1Rb+ahIQNRJQjyPDblA81Pq25wwWwp69k25a1uI2+9Y 8uhUMGT1xwjDl88Ql+bNov8d7Q6LUS4+yAk3tRn9dy6Wq+0fSOIJ2vsk/qpw8ttm4nxD IbjFVnS/I0JVGW3JZnEg+B8+X9mR0JCeCVGRQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=h4Ktdn1QJOrxeBEtdCSnRIEhqGzY2rtfrktXEvbJslQ=; b=XU+X0HbrEl1CMPEgZ8ZNAv2WI9XUAo92FkwgSDozSbfUo0EH46X50Cld0lyA5XQIkP 5SB0eGiO5twJnIQyy3zN5+JmxUDlssgRm2GSiwCghJtIOtgNy6vcjyX/Xao89NgZBfoh hPgufXah1YUEDtV4ONKFG73CQWV2wTXfuAOea5GaBxKNNn1nwku+LPv82dsl4PxVyIpE Hab8cwd1yYvRuswWvO8+TChs8TmAH4byccCbMzU/HUdgpSbAvI64bxVA3c8Ei6q4Tohn NZxO2ay6VVI3sknHb/aK3zFrutgSP02asq3UsCEeCECqg/gm3fs91l3AAnabUqocWe4O ef0g== X-Gm-Message-State: AKaTC02/yymIQatErXuvP5pgG3T5XkHw+YD4jWz37g83VVeaLOFpNmU4dP1jUx7ghQd3kP78 X-Received: by 10.28.168.70 with SMTP id r67mr2689097wme.19.1480000497678; Thu, 24 Nov 2016 07:14:57 -0800 (PST) Received: from lmenx321.st.com. ([80.215.203.217]) by smtp.gmail.com with ESMTPSA id ct7sm24062084wjc.2.2016.11.24.07.14.53 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 24 Nov 2016 07:14:57 -0800 (PST) From: Benjamin Gaignard X-Google-Original-From: Benjamin Gaignard To: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, thierry.reding@gmail.com, linux-pwm@vger.kernel.org, jic23@kernel.org, knaack.h@gmx.de, lars@metafoo.de, pmeerw@pmeerw.net, linux-iio@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: fabrice.gasnier@st.com, gerald.baeza@st.com, arnaud.pouliquen@st.com, linus.walleij@linaro.org, linaro-kernel@lists.linaro.org, benjamin.gaignard@linaro.org, Benjamin Gaignard Subject: [PATCH v2 5/7] IIO: add bindings for stm32 IIO timer driver Date: Thu, 24 Nov 2016 16:14:21 +0100 Message-Id: <1480000463-9625-6-git-send-email-benjamin.gaignard@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1480000463-9625-1-git-send-email-benjamin.gaignard@st.com> References: <1480000463-9625-1-git-send-email-benjamin.gaignard@st.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Define bindings for stm32 IIO timer version 2: - only keep one compatible - add DT parameters to set lists of the triggers: one list describe the triggers created by the device another one give the triggers accepted by the device Signed-off-by: Benjamin Gaignard --- .../bindings/iio/timer/stm32-iio-timer.txt | 41 ++++++++++++++++++++++ 1 file changed, 41 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/timer/stm32-iio-timer.txt -- 1.9.1 diff --git a/Documentation/devicetree/bindings/iio/timer/stm32-iio-timer.txt b/Documentation/devicetree/bindings/iio/timer/stm32-iio-timer.txt new file mode 100644 index 0000000..840b417 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/timer/stm32-iio-timer.txt @@ -0,0 +1,41 @@ +timer IIO trigger bindings for STM32 + +Must be a sub-node of STM32 general purpose timer driver + +Required parameters: +- compatible: must be "st,stm32-iio-timer" +- interrupts: Interrupt for this device + See ../interrupt-controller/st,stm32-exti.txt + +Optional parameters: +- st,input-triggers-names: List of the possible input triggers for + the device +- st,output-triggers-names: List of the possible output triggers for + the device + +Possible triggers are defined in include/dt-bindings/iio/timer/st,stm32-iio-timer.h + +Example: + gptimer1: gptimer1@40010000 { + compatible = "st,stm32-gptimer"; + reg = <0x40010000 0x400>; + clocks = <&rcc 0 160>; + clock-names = "clk_int"; + + pwm1@0 { + compatible = "st,stm32-pwm"; + st,pwm-num-chan = <4>; + st,breakinput; + st,complementary; + }; + + iiotimer1@0 { + compatible = "st,stm32-iio-timer"; + interrupts = <27>; + st,input-triggers-names = TIM5_TRGO, + TIM2_TRGO, + TIM4_TRGO, + TIM3_TRGO; + st,output-triggers-names = TIM1_TRGO; + }; + };