From patchwork Thu Dec 1 00:48:41 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Zhangfei Gao X-Patchwork-Id: 85934 Delivered-To: patch@linaro.org Received: by 10.140.20.101 with SMTP id 92csp477834qgi; Wed, 30 Nov 2016 16:49:28 -0800 (PST) X-Received: by 10.84.210.167 with SMTP id a36mr79520224pli.125.1480553368841; Wed, 30 Nov 2016 16:49:28 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 26si66626733pfo.279.2016.11.30.16.49.28; Wed, 30 Nov 2016 16:49:28 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757569AbcLAAt1 (ORCPT + 7 others); Wed, 30 Nov 2016 19:49:27 -0500 Received: from mail-pg0-f52.google.com ([74.125.83.52]:36064 "EHLO mail-pg0-f52.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1757558AbcLAAt0 (ORCPT ); Wed, 30 Nov 2016 19:49:26 -0500 Received: by mail-pg0-f52.google.com with SMTP id f188so87559426pgc.3 for ; Wed, 30 Nov 2016 16:49:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Qcp0L82+qsjVkwOhWTdSBxNAtoozN6qGcfQQ2if0sBs=; b=dDtnG5N9Miy/eT9vozdPW5wkItl9MIeApcx/aEOgYBE2RHeB1k/XrBB7e11/8X5QAZ TaSuz+ieQWG2B9daoPABvqbmm5PtWYIncWSB4rFT8SDZXJCkA8v11fMxLWfo9LgPiU3z KiXcjxVbSLY5KlXRCfP1IXcALz1FjHrj2qQB8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Qcp0L82+qsjVkwOhWTdSBxNAtoozN6qGcfQQ2if0sBs=; b=V6GKEuRuCM3XoFCVibZ6c/K9bAF0Qh5ro3uOhy0z4m/nMVC/cpLocZC8yBaxN1Wi9L EzO4aXsz3WL6smnPOrSDeYqOUfcd44LIe0mQD6TZ5iC4dxNm9trR8sNQNmZzMPQhfLlG 61ERVR24BdpYv45uOMsUkJpOkzCjZSstNO9Yt+s0wg7UvFsU4PKAB1uOefQZ/IX8AG/+ 1VbaZ0HO3+0JmVFuCMIUg2aM44TxSRYCEZFn0Ka6p6H7ExkcfzBOaopJ9JXZIzGVol9V 4UKZgCIlNEgwzcQ5/5JfSFirBHp5lv06VX2jHpHriuTcfGj+T71Qv85ZnN+t33VeIxkg 4+LQ== X-Gm-Message-State: AKaTC03qvPYm81gRusBjJGUce2VkAUWKIcpyR3q24q7myEgBr+fUC0+eK0g/DlmSGGkk2iwq X-Received: by 10.84.216.28 with SMTP id m28mr79563265pli.107.1480553361068; Wed, 30 Nov 2016 16:49:21 -0800 (PST) Received: from localhost.localdomain ([104.237.91.22]) by smtp.gmail.com with ESMTPSA id w11sm93408530pfk.75.2016.11.30.16.49.15 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 30 Nov 2016 16:49:20 -0800 (PST) From: Zhangfei Gao To: Rob Herring , Philipp Zabel , Arnd Bergmann Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Zhangfei Gao Subject: [resend V2: PATCH 2/2] reset: hisilicon: add reset-hi3660 Date: Thu, 1 Dec 2016 08:48:41 +0800 Message-Id: <1480553321-17400-3-git-send-email-zhangfei.gao@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1480553321-17400-1-git-send-email-zhangfei.gao@linaro.org> References: <1480553321-17400-1-git-send-email-zhangfei.gao@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add hi3660 reset driver Reset offset & bits should be listed in dts Like: iomcu_rst: iomcu_rst_controller { compatible = "hisilicon,hi3660-reset"; #reset-cells = <1>; hisi,rst-syscon = <&iomcu>; hisi,reset-bits = <0x20 0x8 /* 0: i2c0 */ 0x20 0x10 /* 1: i2c1 */ 0x20 0x20 /* 2: i2c2 */ 0x20 0x8000000>; /* 3: i2c6 */ }; Signed-off-by: Zhangfei Gao --- drivers/reset/hisilicon/Kconfig | 7 ++ drivers/reset/hisilicon/Makefile | 1 + drivers/reset/hisilicon/reset-hi3660.c | 144 +++++++++++++++++++++++++++++++++ 3 files changed, 152 insertions(+) create mode 100644 drivers/reset/hisilicon/reset-hi3660.c -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/drivers/reset/hisilicon/Kconfig b/drivers/reset/hisilicon/Kconfig index 1ff8b0c..10134dc 100644 --- a/drivers/reset/hisilicon/Kconfig +++ b/drivers/reset/hisilicon/Kconfig @@ -1,3 +1,10 @@ +config COMMON_RESET_HI3660 + tristate "Hi3660 Reset Driver" + depends on ARCH_HISI || COMPILE_TEST + default ARCH_HISI + help + Build the Hisilicon Hi3660 reset driver. + config COMMON_RESET_HI6220 tristate "Hi6220 Reset Driver" depends on ARCH_HISI || COMPILE_TEST diff --git a/drivers/reset/hisilicon/Makefile b/drivers/reset/hisilicon/Makefile index c932f86..ab8a7bf 100644 --- a/drivers/reset/hisilicon/Makefile +++ b/drivers/reset/hisilicon/Makefile @@ -1 +1,2 @@ obj-$(CONFIG_COMMON_RESET_HI6220) += hi6220_reset.o +obj-$(CONFIG_COMMON_RESET_HI3660) += reset-hi3660.o diff --git a/drivers/reset/hisilicon/reset-hi3660.c b/drivers/reset/hisilicon/reset-hi3660.c new file mode 100644 index 0000000..3307252 --- /dev/null +++ b/drivers/reset/hisilicon/reset-hi3660.c @@ -0,0 +1,144 @@ +/* + * Copyright (c) 2016-2017 Linaro Ltd. + * Copyright (c) 2016-2017 HiSilicon Technologies Co., Ltd. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + */ +#include +#include +#include +#include +#include +#include +#include + +struct hi3660_reset_data { + unsigned int off; + unsigned int bits; +}; + +struct hi3660_reset_controller { + struct reset_controller_dev rst; + struct regmap *map; + const struct hi3660_reset_data *datas; +}; + +#define to_hi3660_reset_controller(_rst) \ + container_of(_rst, struct hi3660_reset_controller, rst) + +static int hi3660_reset_program_hw(struct reset_controller_dev *rcdev, + unsigned long idx, bool assert) +{ + struct hi3660_reset_controller *rc = to_hi3660_reset_controller(rcdev); + const struct hi3660_reset_data *d; + + if (idx >= rcdev->nr_resets) + return -EINVAL; + + d = &rc->datas[idx]; + + if (assert) + return regmap_write(rc->map, d->off, d->bits); + else + return regmap_write(rc->map, d->off + 4, d->bits); +} + +static int hi3660_reset_assert(struct reset_controller_dev *rcdev, + unsigned long idx) +{ + return hi3660_reset_program_hw(rcdev, idx, true); +} + +static int hi3660_reset_deassert(struct reset_controller_dev *rcdev, + unsigned long idx) +{ + return hi3660_reset_program_hw(rcdev, idx, false); +} + +static int hi3660_reset_dev(struct reset_controller_dev *rcdev, + unsigned long idx) +{ + int err; + + err = hi3660_reset_assert(rcdev, idx); + if (err) + return err; + + return hi3660_reset_deassert(rcdev, idx); +} + +static struct reset_control_ops hi3660_reset_ops = { + .reset = hi3660_reset_dev, + .assert = hi3660_reset_assert, + .deassert = hi3660_reset_deassert, +}; + +static int hi3660_reset_probe(struct platform_device *pdev) +{ + struct hi3660_reset_controller *rc; + struct device_node *np = pdev->dev.of_node; + struct device *dev = &pdev->dev; + struct hi3660_reset_data *datas; + const __be32 *list; + int size, nr, i; + + rc = devm_kzalloc(dev, sizeof(*rc), GFP_KERNEL); + if (!rc) + return -ENOMEM; + + rc->map = syscon_regmap_lookup_by_phandle(np, "hisi,rst-syscon"); + if (IS_ERR(rc->map)) { + dev_err(dev, "failed to get hi3660,rst-syscon\n"); + return PTR_ERR(rc->map); + } + + list = of_get_property(np, "hisi,reset-bits", &size); + if (!list || (size / sizeof(*list)) % 2 != 0) { + dev_err(dev, "invalid DT reset description\n"); + return -EINVAL; + } + + nr = (size / sizeof(*list)) / 2; + datas = devm_kzalloc(dev, nr * sizeof(*datas), GFP_KERNEL); + if (!datas) + return -ENOMEM; + + for (i = 0; i < nr; i++) { + datas[i].off = be32_to_cpup(list++); + datas[i].bits = be32_to_cpup(list++); + } + + rc->rst.ops = &hi3660_reset_ops, + rc->rst.of_node = np; + rc->rst.nr_resets = nr; + rc->datas = datas; + + return reset_controller_register(&rc->rst); +} + +static const struct of_device_id hi3660_reset_match[] = { + { .compatible = "hisilicon,hi3660-reset", }, + {}, +}; +MODULE_DEVICE_TABLE(of, hi3660_reset_match); + +static struct platform_driver hi3660_reset_driver = { + .probe = hi3660_reset_probe, + .driver = { + .name = "hi3660-reset", + .of_match_table = hi3660_reset_match, + }, +}; + +static int __init hi3660_reset_init(void) +{ + return platform_driver_register(&hi3660_reset_driver); +} +arch_initcall(hi3660_reset_init); + +MODULE_LICENSE("GPL"); +MODULE_ALIAS("platform:hi3660-reset"); +MODULE_DESCRIPTION("HiSilicon Hi3660 Reset Driver");