From patchwork Tue Jan 17 16:46:55 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 91705 Delivered-To: patch@linaro.org Received: by 10.182.3.34 with SMTP id 2csp529553obz; Tue, 17 Jan 2017 08:48:15 -0800 (PST) X-Received: by 10.84.136.1 with SMTP id 1mr60190842plk.152.1484671695746; Tue, 17 Jan 2017 08:48:15 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f6si15940178plm.125.2017.01.17.08.48.15; Tue, 17 Jan 2017 08:48:15 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751453AbdAQQsK (ORCPT + 25 others); Tue, 17 Jan 2017 11:48:10 -0500 Received: from mail-wm0-f46.google.com ([74.125.82.46]:34132 "EHLO mail-wm0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751127AbdAQQrF (ORCPT ); Tue, 17 Jan 2017 11:47:05 -0500 Received: by mail-wm0-f46.google.com with SMTP id f73so40368327wmf.1 for ; Tue, 17 Jan 2017 08:47:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=iTXHwPtE/S+U8/dJcb5Qaa7LTvNV+Ft3cNwYWpJHKcM=; b=P5tS3izrwWjojbmFsNt5V2y0l1/mf/Oht6i9BO1S9oUFkC6ddMbtzUeslWZkopMFMm j0LPLiHZs89/mM10M8tpRBN96MozuBIwWATHDwTf/JIErChtFnVs2qb2dPmVXUcOxIya DeHJHemZCMbdbTjlPQcdXloMzIJkezgnofxZA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=iTXHwPtE/S+U8/dJcb5Qaa7LTvNV+Ft3cNwYWpJHKcM=; b=dxgGmEiAzeO7T9Tb+/P9PcOkxX93nULcL+Zuad9eIitON932gDZIt7HBTIzWBqpGeZ Xk16X3KWoIwbPwFg6mLiWVqGcmKgEaFipXpp+aVLJsLj1hZZpfSPDaaXX9QOuhaLHrQU xs37IFS4cq0f0fu2ugrW7ZoGrRxSLindWlmGtvgCG7J4OH48bQq7a9wP0Hq5LnRTsRYO ZP2d4DvAwjlbP5LadC6dfk0qOcNZnN2EqnHJVGQBCQ83p2QVe6SZCxFPjYNw39Q5aMqV eM8+rN6gw2hOAxaEVNtOvcb2+3X1oVHd/zycSvLa+5YrXcFKrv6RF+JH7YyHi64wY2ud Z9dA== X-Gm-Message-State: AIkVDXK0bDoZc8Dip0rQbH1IGykisLbpsVXmZpRB9/66z+/wlTq8p8wNGjgD/e+yG0voFPTI X-Received: by 10.223.139.213 with SMTP id w21mr3973346wra.108.1484671620068; Tue, 17 Jan 2017 08:47:00 -0800 (PST) Received: from localhost.localdomain (cpc89244-aztw30-2-0-cust4998.18-1.cable.virginm.net. [86.31.179.135]) by smtp.gmail.com with ESMTPSA id 202sm30001663wmp.20.2017.01.17.08.46.58 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 17 Jan 2017 08:46:59 -0800 (PST) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@stlinux.com, patrice.chotard@st.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org Subject: [PATCH] ARM: DT: STiH407: Add RTS / CTS pinctrl definition for UARTs. Date: Tue, 17 Jan 2017 16:46:55 +0000 Message-Id: <1484671615-16343-1-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The uart IP is capable of doing hardware flow control. Define the RTS and CTS pins for STiH407 family Socs so we can use this feature in the future if we wish to. Signed-off-by: Peter Griffin --- arch/arm/boot/dts/stih407-pinctrl.dtsi | 50 ++++++++++++++++++++++++++++++++++ 1 file changed, 50 insertions(+) -- 2.7.4 diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi index daab16b..3bbb0c0 100644 --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi @@ -149,6 +149,16 @@ rx = <&pio3 5 ALT1 IN>; }; }; + pinctrl_sbc_serial0_rts: sbc_serial0-0_rts { + st,pins { + rts = <&pio3 7 ALT1 OUT>; + }; + }; + pinctrl_sbc_serial0_cts: sbc_serial0-0_cts { + st,pins { + cts = <&pio3 6 ALT1 IN>; + }; + }; }; /* SBC_ASC1 - UART11 */ sbc_serial1 { @@ -158,6 +168,16 @@ rx = <&pio2 7 ALT3 IN>; }; }; + pinctrl_sbc_serial1_rts: sbc_serial1-0_rts { + st,pins { + rts = <&pio3 1 ALT3 OUT>; + }; + }; + pinctrl_sbc_serial1_cts: sbc_serial1-0_cts { + st,pins { + cts = <&pio3 0 ALT3 IN>; + }; + }; }; i2c10 { @@ -469,6 +489,16 @@ rx = <&pio17 1 ALT1 IN>; }; }; + pinctrl_serial0_rts: serial0-0_rts { + st,pins { + rts = <&pio17 3 ALT1 OUT>; + }; + }; + pinctrl_serial0_cts: serial0-0_cts { + st,pins { + cts = <&pio17 2 ALT1 IN>; + }; + }; }; serial1 { @@ -478,6 +508,16 @@ rx = <&pio16 1 ALT1 IN>; }; }; + pinctrl_serial1_rts: serial1-0_rts { + st,pins { + rts = <&pio16 3 ALT1 OUT>; + }; + }; + pinctrl_serial1_cts: serial1-0_cts { + st,pins { + cts = <&pio16 2 ALT1 IN>; + }; + }; }; serial2 { @@ -487,6 +527,16 @@ rx = <&pio15 1 ALT1 IN>; }; }; + pinctrl_serial2_rts: serial2-0_rts { + st,pins { + rts = <&pio15 3 ALT1 OUT>; + }; + }; + pinctrl_serial2_cts: serial2-0_cts { + st,pins { + cts = <&pio15 2 ALT1 IN>; + }; + }; }; mmc1 {