From patchwork Fri Jan 20 09:15:02 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 92038 Delivered-To: patch@linaro.org Received: by 10.140.20.99 with SMTP id 90csp687139qgi; Fri, 20 Jan 2017 01:17:15 -0800 (PST) X-Received: by 10.98.89.195 with SMTP id k64mr15240782pfj.126.1484903835516; Fri, 20 Jan 2017 01:17:15 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w123si6240502pgb.253.2017.01.20.01.17.15; Fri, 20 Jan 2017 01:17:15 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751693AbdATJRN (ORCPT + 7 others); Fri, 20 Jan 2017 04:17:13 -0500 Received: from mail-wm0-f50.google.com ([74.125.82.50]:35066 "EHLO mail-wm0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751552AbdATJRK (ORCPT ); Fri, 20 Jan 2017 04:17:10 -0500 Received: by mail-wm0-f50.google.com with SMTP id r126so29011639wmr.0 for ; Fri, 20 Jan 2017 01:16:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=uPZwztIgvwC0Gxel35zktwI1wkk6WfX2oGZSiTzR3fk=; b=gUHG68/NaAU/CMOa2hzKLZ0uX9ID8qNRLyR26Fivogt5kl81Mip+jDcUEFYZDATmKV w1nehaXVcLe7FgJb5Tzt2KKuDCc+ZSPWpOmJQOPuU8KE3eUjzVsBS2ojlJY8voqAueiy Xj/g3HS7ZNJUMz/Cq6j+Heqcz6q5W+y+VeNbc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=uPZwztIgvwC0Gxel35zktwI1wkk6WfX2oGZSiTzR3fk=; b=LNYB/TMGdnvFEA7bvkS1WNG00HVlcO7MzNxGeJuHj/VFy95sTugc3IorPUFR/g6Spt O3QI9KHERa3kQ+1ixNeOXSgWwdvZ0XZNDD6Yry67qGuGoQXiUCKUveMIcVPtAEYOOwM3 xK0JS5LYxEzeMMOX7bc+DEXato+LetBe+RI1dpU8nV8IjPl7wjwhZrm+0fgw5XNi7kGl 2/5ZlvzVp5dnQYNcveoRHfwpBTS4SsiPxyppkupXDGVgz9g7gSMJxbVobQeFD+U9vBHc Fx6qQpqY8V9uM+yb7yFBCMKJuEX8xTL89vGx63IjyUUiIZLkBijkh/0c8jA5BAPgTeLB 0aqQ== X-Gm-Message-State: AIkVDXKbr72/5+O8lkLzVygJYgz7HAfWjSOWLfcJeB0PqTjqJ3BZcCsj+ucGFcPYqadzq5HO X-Received: by 10.28.211.205 with SMTP id k196mr2325126wmg.124.1484903774537; Fri, 20 Jan 2017 01:16:14 -0800 (PST) Received: from lmenx321.st.com. ([80.215.47.82]) by smtp.gmail.com with ESMTPSA id r6sm4766132wmd.4.2017.01.20.01.16.11 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 20 Jan 2017 01:16:14 -0800 (PST) From: Benjamin Gaignard X-Google-Original-From: Benjamin Gaignard To: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, thierry.reding@gmail.com, linux-pwm@vger.kernel.org, jic23@kernel.org, knaack.h@gmx.de, lars@metafoo.de, pmeerw@pmeerw.net, linux-iio@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: fabrice.gasnier@st.com, gerald.baeza@st.com, arnaud.pouliquen@st.com, linaro-kernel@lists.linaro.org, benjamin.gaignard@linaro.org, Benjamin Gaignard Subject: [PATCH v9 1/8] MFD: add bindings for STM32 Timers driver Date: Fri, 20 Jan 2017 10:15:02 +0100 Message-Id: <1484903709-11650-2-git-send-email-benjamin.gaignard@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1484903709-11650-1-git-send-email-benjamin.gaignard@st.com> References: <1484903709-11650-1-git-send-email-benjamin.gaignard@st.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add bindings information for STM32 Timers version 6: - rename stm32-gtimer to stm32-timers - change compatible - add description about the IPs version 2: - rename stm32-mfd-timer to stm32-gptimer - only keep one compatible string Signed-off-by: Benjamin Gaignard Acked-by: Lee Jones Acked-by: Rob Herring --- .../devicetree/bindings/mfd/stm32-timers.txt | 46 ++++++++++++++++++++++ 1 file changed, 46 insertions(+) create mode 100644 Documentation/devicetree/bindings/mfd/stm32-timers.txt -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/mfd/stm32-timers.txt b/Documentation/devicetree/bindings/mfd/stm32-timers.txt new file mode 100644 index 0000000..bbd083f --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/stm32-timers.txt @@ -0,0 +1,46 @@ +STM32 Timers driver bindings + +This IP provides 3 types of timer along with PWM functionality: +- advanced-control timers consist of a 16-bit auto-reload counter driven by a programmable + prescaler, break input feature, PWM outputs and complementary PWM ouputs channels. +- general-purpose timers consist of a 16-bit or 32-bit auto-reload counter driven by a + programmable prescaler and PWM outputs. +- basic timers consist of a 16-bit auto-reload counter driven by a programmable prescaler. + +Required parameters: +- compatible: must be "st,stm32-timers" + +- reg: Physical base address and length of the controller's + registers. +- clock-names: Set to "int". +- clocks: Phandle to the clock used by the timer module. + For Clk properties, please refer to ../clock/clock-bindings.txt + +Optional parameters: +- resets: Phandle to the parent reset controller. + See ../reset/st,stm32-rcc.txt + +Optional subnodes: +- pwm: See ../pwm/pwm-stm32.txt +- timer: See ../iio/timer/stm32-timer-trigger.txt + +Example: + timers@40010000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40010000 0x400>; + clocks = <&rcc 0 160>; + clock-names = "clk_int"; + + pwm { + compatible = "st,stm32-pwm"; + pinctrl-0 = <&pwm1_pins>; + pinctrl-names = "default"; + }; + + timer@0 { + compatible = "st,stm32-timer-trigger"; + reg = <0>; + }; + };