From patchwork Wed Mar 22 02:03:03 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 95680 Delivered-To: patch@linaro.org Received: by 10.140.89.233 with SMTP id v96csp19343qgd; Tue, 21 Mar 2017 19:03:23 -0700 (PDT) X-Received: by 10.99.216.85 with SMTP id k21mr40211970pgj.10.1490148203872; Tue, 21 Mar 2017 19:03:23 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j8si23220699pli.311.2017.03.21.19.03.23; Tue, 21 Mar 2017 19:03:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757696AbdCVCDW (ORCPT + 7 others); Tue, 21 Mar 2017 22:03:22 -0400 Received: from mail-oi0-f66.google.com ([209.85.218.66]:33644 "EHLO mail-oi0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1757867AbdCVCDU (ORCPT ); Tue, 21 Mar 2017 22:03:20 -0400 Received: by mail-oi0-f66.google.com with SMTP id a94so7664462oic.0 for ; Tue, 21 Mar 2017 19:03:20 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=kQePszKUTIzU410nbFttaG4249MorfwhVS5wwnMNZIk=; b=WfWXNiJ4EUkgHMh49rv/2quDjkbLZpnurfAQ+RmkKhYc+kJZCLn/pol9J0qEgl8DGa 5GBYm8wwm+qmUfG0ItfEkEu7UzeAP1db+hFqApcIyjPUXezNtGGGMLc0QVWsYqnalTjS HJ03xD40sIVclGpOzmtpCmbD629lKzLjCmg4SKDExqYPcofVFHM4DnCWgxEntGqFhhPG LOp9vTHd0xNxcJFfheAfuF+RF90mc1Vy7XPQC4SeIz32cTF6zxstiMzAkpgiKMUSBhsC J8Rel3cpxxU7+iPvndZhDoWWTQ7R23vRVP05ZUVZYT0snm184+11L0wTZYWoz/c8MR1P E+Dg== X-Gm-Message-State: AFeK/H0tASFLbwPe1hJUdWbOTn0dvgwqZEvx5cAEIalGDpipKjf5VnyPFZ1awUapBVKlDA== X-Received: by 10.202.195.134 with SMTP id t128mr18419832oif.29.1490148199559; Tue, 21 Mar 2017 19:03:19 -0700 (PDT) Received: from rob-hp-laptop.herring.priv (66-90-148-125.dyn.grandenetworks.net. [66.90.148.125]) by smtp.googlemail.com with ESMTPSA id 62sm4574632ott.19.2017.03.21.19.03.17 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 21 Mar 2017 19:03:18 -0700 (PDT) From: Rob Herring To: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Cc: arm@kernel.org, Shawn Guo , Sascha Hauer , Fabio Estevam Subject: [PATCH 05/15] ARM: dts: imx: fix PCI bus dtc warnings Date: Tue, 21 Mar 2017 21:03:03 -0500 Message-Id: <20170322020313.24338-5-robh@kernel.org> X-Mailer: git-send-email 2.10.1 In-Reply-To: <20170322020313.24338-1-robh@kernel.org> References: <20170322020313.24338-1-robh@kernel.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org dtc recently added PCI bus checks. Fix these warnings. Signed-off-by: Rob Herring Cc: Shawn Guo Cc: Sascha Hauer Cc: Fabio Estevam --- Sub-arch maintainers, please apply to your trees unless arm-soc wants to take the whole lot. arch/arm/boot/dts/imx6qdl.dtsi | 3 ++- arch/arm/boot/dts/imx6qp.dtsi | 2 +- arch/arm/boot/dts/imx6sx.dtsi | 3 ++- 3 files changed, 5 insertions(+), 3 deletions(-) -- 2.10.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm/boot/dts/imx6qdl.dtsi b/arch/arm/boot/dts/imx6qdl.dtsi index 6d7bf6496117..f95e24e73252 100644 --- a/arch/arm/boot/dts/imx6qdl.dtsi +++ b/arch/arm/boot/dts/imx6qdl.dtsi @@ -197,7 +197,7 @@ arm,shared-override; }; - pcie: pcie@0x01000000 { + pcie: pcie@1ffc000 { compatible = "fsl,imx6q-pcie", "snps,dw-pcie"; reg = <0x01ffc000 0x04000>, <0x01f00000 0x80000>; @@ -205,6 +205,7 @@ #address-cells = <3>; #size-cells = <2>; device_type = "pci"; + bus-range = <0 0xff>; ranges = <0x81000000 0 0 0x01f80000 0 0x00010000 /* downstream I/O */ 0x82000000 0 0x01000000 0x01000000 0 0x00f00000>; /* non-prefetchable memory */ num-lanes = <1>; diff --git a/arch/arm/boot/dts/imx6qp.dtsi b/arch/arm/boot/dts/imx6qp.dtsi index 24d071f5d9cd..b7688f1e3c86 100644 --- a/arch/arm/boot/dts/imx6qp.dtsi +++ b/arch/arm/boot/dts/imx6qp.dtsi @@ -82,7 +82,7 @@ "ldb_di0", "ldb_di1", "prg"; }; - pcie: pcie@0x01000000 { + pcie: pcie@1ffc000 { compatible = "fsl,imx6qp-pcie", "snps,dw-pcie"; }; diff --git a/arch/arm/boot/dts/imx6sx.dtsi b/arch/arm/boot/dts/imx6sx.dtsi index dd4ec85ecbaa..c7f76de57c7b 100644 --- a/arch/arm/boot/dts/imx6sx.dtsi +++ b/arch/arm/boot/dts/imx6sx.dtsi @@ -1281,7 +1281,7 @@ }; }; - pcie: pcie@0x08000000 { + pcie: pcie@8ffc000 { compatible = "fsl,imx6sx-pcie", "snps,dw-pcie"; reg = <0x08ffc000 0x4000>; /* DBI */ #address-cells = <3>; @@ -1293,6 +1293,7 @@ 0x81000000 0 0 0x08f80000 0 0x00010000 /* non-prefetchable memory */ 0x82000000 0 0x08000000 0x08000000 0 0x00f00000>; + bus-range = <0x00 0xff>; num-lanes = <1>; interrupts = ; clocks = <&clks IMX6SX_CLK_PCIE_REF_125M>,