From patchwork Wed May 17 08:37:37 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 99919 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp127930qge; Wed, 17 May 2017 01:40:51 -0700 (PDT) X-Received: by 10.99.113.75 with SMTP id b11mr2480209pgn.173.1495010451623; Wed, 17 May 2017 01:40:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1495010451; cv=none; d=google.com; s=arc-20160816; b=a3aIUclsjkj7wL7ahFkIqzwLIjUWN1xbcmf7XXkKcXSJahNeGufXacZkBBP6kGf3hV c2SSSlT6kCc1ktdjLNefR2rupMz/qUMDgocCv4YDhdB59ZLZw5Kep8HQyjHMtVOFYbxc gWzfl4mGdV1Lu+XNUy3+Z3LwojmYePBzboGaQnfixXDvhFQxAH3A9i+WqrDFOiC92b1h bzlPAfVSJ/IXvov1uhIpSxfLj2XDY1Im5LDcCl3DsoCVDpQDfQJQDB7NIExFzzccUCWg YFpgqQx5geltGiH29W1E5PMTHQ5eyVwR0h83AKSjCH2+pb9EDJhZX0zUC1Ut4hqFfoUA gJoA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=wHWqj2ZSOOB8r2dy5/TmYUHHMFXOvYsuxrqmioyEPLI=; b=f6CveSWuv33+n35RyDhid29jVFJI2jjx2HNgP3cBFNfB2fX+qWp/fLeswZtUX7SD7/ 2nVk3Bz6o3jeUCUyFXhbJcUN2BTOrvHwysuzSHdMwsregUNZI10JwG6MgiqQnRBwRVkR AX+CzpZWPkJlHAj/s4lsrL0E7ol5NQn0Gd+4uCfRqmGMSjOjzzkV0Q9smoUaIULx2v6f HIfXaFbIFbAFuJQyl0gSeVD0jiyodryIkpLIAzJQD++O8VHS+RpI2RH8lnSZfSEjfI37 v8n/xbSP6vwvm1fKYh9Ojxo1NDWkEA8iEBADK3J4WuIpppgFb6mVTjbg37L74AL1u4Sb pqpQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l69si1468627pfc.226.2017.05.17.01.40.51; Wed, 17 May 2017 01:40:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754315AbdEQIkt (ORCPT + 25 others); Wed, 17 May 2017 04:40:49 -0400 Received: from mail-pg0-f43.google.com ([74.125.83.43]:34754 "EHLO mail-pg0-f43.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754210AbdEQIio (ORCPT ); Wed, 17 May 2017 04:38:44 -0400 Received: by mail-pg0-f43.google.com with SMTP id u28so3813475pgn.1 for ; Wed, 17 May 2017 01:38:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=wHWqj2ZSOOB8r2dy5/TmYUHHMFXOvYsuxrqmioyEPLI=; b=WaPzwgljPE0Wf7JTLYJ4T6ZFq61YljzyBuMSY02lntQ3f9eWP+H6BastGJSryJGi4G wgEjTnXaAiXi/qnTYHECrBNmBhHaEpIYnx4kk5ZURG4/IcDDEsS4urWVlEOjDxQKsdlj uyGSLs6SfNxrze/+Cd1R4gPBBrE7nL5knty1A= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=wHWqj2ZSOOB8r2dy5/TmYUHHMFXOvYsuxrqmioyEPLI=; b=h8Bx1KUSfhPV2EIqb//K7S3tuM6wy+nSkz39qG7NrigWesHCQH54pttoXJ4302yGD6 3uThMW5nKRRl0w7Na9TMe81x8GALW9B3hxe9AXcWyn6pG3GIdloCPB8T5YMFZCdI9Rxv xMqnHwRWpwy808h4vjKPLwGdlEnKjuDSybWBx6tP9ZYOvd65KKITsui1kKSQjBvUtrtx UQyl1aP8kw21EEFB+2Y6xFm13ZyYZRHzJ3HjnU/S4ruwZT0AXetFDYY31DOeN4wRHbZr WfKYJiuvxLjF/lQF5gqX1BWi0sY8UyHcbmq994F0b4ZAUcXcRBhh5BJL4aufaj2r2WD7 edeQ== X-Gm-Message-State: AODbwcCak4Ha/4uYNRWYnujCyn5yPIl23jutGqXaTpKwgCRKbJ80hVoa JQvx9UeZ6y88w74G X-Received: by 10.99.97.6 with SMTP id v6mr2532183pgb.186.1495010313940; Wed, 17 May 2017 01:38:33 -0700 (PDT) Received: from docularxu-ThinkPad-T440p.219.146.1.66 ([45.56.159.164]) by smtp.gmail.com with ESMTPSA id u9sm3029519pgn.55.2017.05.17.01.38.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 17 May 2017 01:38:33 -0700 (PDT) From: Guodong Xu To: robh+dt@kernel.org, xuwei5@hisilicon.com, catalin.marinas@arm.com, will.deacon@arm.com, wangkefeng.wang@huawei.com, puck.chen@hisilicon.com, xuejiancheng@hisilicon.com, devicetree@vger.kernel.org Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Zhangfei Gao Subject: [PATCH 04/12] arm64: dts: hi3660: add resources for clock and reset Date: Wed, 17 May 2017 16:37:37 +0800 Message-Id: <20170517083745.24479-5-guodong.xu@linaro.org> X-Mailer: git-send-email 2.10.2 In-Reply-To: <20170517083745.24479-1-guodong.xu@linaro.org> References: <20170517083745.24479-1-guodong.xu@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Zhangfei Gao Add some resource nodes for clock and reset Signed-off-by: Zhangfei Gao --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 53 +++++++++++++++++++++++++++---- 1 file changed, 46 insertions(+), 7 deletions(-) -- 2.10.2 diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 3983086..f55710a 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -5,6 +5,7 @@ */ #include +#include / { compatible = "hisilicon,hi3660"; @@ -141,18 +142,56 @@ #size-cells = <2>; ranges; - fixed_uart5: fixed_19_2M { - compatible = "fixed-clock"; - #clock-cells = <0>; - clock-frequency = <19200000>; - clock-output-names = "fixed:uart5"; + crg_ctrl: crg_ctrl@fff35000 { + compatible = "hisilicon,hi3660-crgctrl", "syscon"; + reg = <0x0 0xfff35000 0x0 0x1000>; + #clock-cells = <1>; }; - uart5: uart@fdf05000 { + crg_rst: crg_rst_controller { + compatible = "hisilicon,hi3660-reset"; + #reset-cells = <2>; + hisi,rst-syscon = <&crg_ctrl>; + }; + + + pctrl: pctrl@e8a09000 { + compatible = "hisilicon,hi3660-pctrl", "syscon"; + reg = <0x0 0xe8a09000 0x0 0x2000>; + #clock-cells = <1>; + }; + + pmuctrl: crg_ctrl@fff34000 { + compatible = "hisilicon,hi3660-pmuctrl", "syscon"; + reg = <0x0 0xfff34000 0x0 0x1000>; + #clock-cells = <1>; + }; + + sctrl: sctrl@fff0a000 { + compatible = "hisilicon,hi3660-sctrl", "syscon"; + reg = <0x0 0xfff0a000 0x0 0x1000>; + #clock-cells = <1>; + }; + + iomcu: iomcu@ffd7e000 { + compatible = "hisilicon,hi3660-iomcu", "syscon"; + reg = <0x0 0xffd7e000 0x0 0x1000>; + #clock-cells = <1>; + + }; + + iomcu_rst: reset { + compatible = "hisilicon,hi3660-reset"; + hisi,rst-syscon = <&iomcu>; + #reset-cells = <2>; + }; + + uart5: serial@fdf05000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf05000 0x0 0x1000>; interrupts = ; - clocks = <&fixed_uart5 &fixed_uart5>; + clocks = <&crg_ctrl HI3660_CLK_GATE_UART5>, + <&crg_ctrl HI3660_CLK_GATE_UART5>; clock-names = "uartclk", "apb_pclk"; status = "disabled"; };