From patchwork Thu Jan 29 15:51:33 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Julien Grall X-Patchwork-Id: 43947 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id C9E6C2410D for ; Thu, 29 Jan 2015 15:54:59 +0000 (UTC) Received: by mail-wi0-f199.google.com with SMTP id r20sf13935572wiv.2 for ; Thu, 29 Jan 2015 07:54:59 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:date:message-id:in-reply-to :references:cc:subject:precedence:list-id:list-unsubscribe:list-post :list-help:list-subscribe:mime-version:content-type :content-transfer-encoding:sender:errors-to:x-original-sender :x-original-authentication-results:mailing-list:list-archive; bh=rXVUaUj4RiUNGuL7WDBG+84a1RECEGPg3B7MHrxC0ro=; b=bJn0Vn/qMydXSHMQhypiYWE4mG2a+gMxLKuAmvkQl3k8va5oVnQtFu9v82VZfVD4iE yb3R3QvhnZhiLYmfcD1EMXJ6QTnlfw1w/shEm8G/IIHe14rSGdHCcgGd3pSlZosYEEzu b/OUgYo/OcI3mAgmjMxwlz39/Iruu4GZzOSAHONgbPPoxbRISbAX/ezLuPKK370xZ8LZ qmuRnFLo9G2BWSVmxRUKzZpMCOH+9YlRz2ohXKzzEbGfXvJIy70GCAj8Lj6ulx7i3+uj O0nc6GNGoutCAz1sTpVVQm7bp8PypbiNvq9k5VcLi2b8FqQ+E/kWe0uk6mu0LQsabA9L xfpg== X-Gm-Message-State: ALoCoQl2lPOVIwqzIqQHANC1eCVP5oV/pDuNpyvoxB7U5FTc7w5/ZKMFrAdj/bMfheyMWTd0p9tA X-Received: by 10.180.182.47 with SMTP id eb15mr202708wic.5.1422546899130; Thu, 29 Jan 2015 07:54:59 -0800 (PST) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.197.2 with SMTP id iq2ls365850lac.2.gmail; Thu, 29 Jan 2015 07:54:58 -0800 (PST) X-Received: by 10.112.167.228 with SMTP id zr4mr1776728lbb.20.1422546898780; Thu, 29 Jan 2015 07:54:58 -0800 (PST) Received: from mail-lb0-f178.google.com (mail-lb0-f178.google.com. [209.85.217.178]) by mx.google.com with ESMTPS id w12si7849230lba.3.2015.01.29.07.54.58 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 29 Jan 2015 07:54:58 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) client-ip=209.85.217.178; Received: by mail-lb0-f178.google.com with SMTP id u10so29578344lbd.9 for ; Thu, 29 Jan 2015 07:54:58 -0800 (PST) X-Received: by 10.152.20.169 with SMTP id o9mr1745814lae.50.1422546898624; Thu, 29 Jan 2015 07:54:58 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp1804761lbj; Thu, 29 Jan 2015 07:54:57 -0800 (PST) X-Received: by 10.229.190.6 with SMTP id dg6mr2550693qcb.16.1422546896606; Thu, 29 Jan 2015 07:54:56 -0800 (PST) Received: from lists.xen.org (lists.xen.org. [50.57.142.19]) by mx.google.com with ESMTPS id f51si10538358qga.113.2015.01.29.07.54.55 (version=TLSv1 cipher=RC4-SHA bits=128/128); Thu, 29 Jan 2015 07:54:56 -0800 (PST) Received-SPF: none (google.com: xen-devel-bounces@lists.xen.org does not designate permitted sender hosts) client-ip=50.57.142.19; Received: from localhost ([127.0.0.1] helo=lists.xen.org) by lists.xen.org with esmtp (Exim 4.72) (envelope-from ) id 1YGrO7-0006Rv-59; Thu, 29 Jan 2015 15:52:11 +0000 Received: from mail6.bemta5.messagelabs.com ([195.245.231.135]) by lists.xen.org with esmtp (Exim 4.72) (envelope-from ) id 1YGrO4-0006QL-T4 for xen-devel@lists.xenproject.org; Thu, 29 Jan 2015 15:52:09 +0000 Received: from [85.158.139.211] by server-13.bemta-5.messagelabs.com id 55/31-02801-8275AC45; Thu, 29 Jan 2015 15:52:08 +0000 X-Env-Sender: julien.grall@linaro.org X-Msg-Ref: server-4.tower-206.messagelabs.com!1422546727!11167911!1 X-Originating-IP: [209.85.212.177] X-SpamReason: No, hits=0.0 required=7.0 tests= X-StarScan-Received: X-StarScan-Version: 6.12.5; banners=-,-,- X-VirusChecked: Checked Received: (qmail 3146 invoked from network); 29 Jan 2015 15:52:07 -0000 Received: from mail-wi0-f177.google.com (HELO mail-wi0-f177.google.com) (209.85.212.177) by server-4.tower-206.messagelabs.com with RC4-SHA encrypted SMTP; 29 Jan 2015 15:52:07 -0000 Received: by mail-wi0-f177.google.com with SMTP id r20so26335890wiv.4 for ; Thu, 29 Jan 2015 07:52:07 -0800 (PST) X-Received: by 10.180.198.74 with SMTP id ja10mr2403041wic.52.1422546727151; Thu, 29 Jan 2015 07:52:07 -0800 (PST) Received: from chilopoda.uk.xensource.com. ([185.25.64.249]) by mx.google.com with ESMTPSA id be2sm10975469wjb.38.2015.01.29.07.52.05 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 29 Jan 2015 07:52:05 -0800 (PST) From: Julien Grall To: xen-devel@lists.xenproject.org Date: Thu, 29 Jan 2015 15:51:33 +0000 Message-Id: <1422546694-22797-2-git-send-email-julien.grall@linaro.org> X-Mailer: git-send-email 2.1.4 In-Reply-To: <1422546694-22797-1-git-send-email-julien.grall@linaro.org> References: <1422546694-22797-1-git-send-email-julien.grall@linaro.org> Cc: ian.campbell@citrix.com, Julien Grall , tim@xen.org, stefano.stabellini@citrix.com, parth.dixit@linaro.org, christoffer.dall@linaro.org Subject: [Xen-devel] [PATCH v3 1/2] xen/arm: vgic: Keep track of vIRQ used by a domain X-BeenThere: xen-devel@lists.xen.org X-Mailman-Version: 2.1.13 Precedence: list List-Id: List-Unsubscribe: , List-Post: , List-Help: , List-Subscribe: , MIME-Version: 1.0 Sender: xen-devel-bounces@lists.xen.org Errors-To: xen-devel-bounces@lists.xen.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: julien.grall@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Archive: While it's easy to know which hardware IRQ is assigned to a domain, there is no way to know which vIRQ is allocated by Xen for a specific domain. Introduce a bitmap to keep track of every vIRQ used by a domain. This will be used later to find free vIRQ for interrupt device assignment and emulated interrupt. Signed-off-by: Julien Grall --- Changes in v3: - Typoes in commit message - Remove pointless reserved in vgic_reserve_virq - Move the retry after looking for first/end. I keep the goto rather than a loop because it's more clear that we retry because we were unable to set the bit - Introduce vgic_allocate_{spi,ppi} helpers - Use NR_GIC_SGI Changes in v2: - Remove lock - Update the prototype of vgic_free_irq to actually show we are taking in parameter a vIRQ and and IRQ - vgic_free_virq was completely buggy. Rewrite it - The usage of find_next_zero_bit was buggy. I don't know how it was working before. - Make find_next_zero_bit common for SPIs and PPIs - Use if (...) BUG() rather than BUG_ON() - Fix comments and some printk message - Update the commit message - Add missing vgic_reserve_irq for the event channel PPI --- xen/arch/arm/domain.c | 3 ++ xen/arch/arm/domain_build.c | 6 ++++ xen/arch/arm/platforms/xgene-storm.c | 4 +++ xen/arch/arm/vgic.c | 54 ++++++++++++++++++++++++++++++++++++ xen/arch/arm/vtimer.c | 25 +++++++++++++++++ xen/include/asm-arm/domain.h | 1 + xen/include/asm-arm/vgic.h | 23 +++++++++++++++ 7 files changed, 116 insertions(+) diff --git a/xen/arch/arm/domain.c b/xen/arch/arm/domain.c index cfc7ab4..5cb4258 100644 --- a/xen/arch/arm/domain.c +++ b/xen/arch/arm/domain.c @@ -548,6 +548,9 @@ int arch_domain_create(struct domain *d, unsigned int domcr_flags) else d->arch.evtchn_irq = platform_dom0_evtchn_ppi(); + if ( !vgic_reserve_virq(d, d->arch.evtchn_irq) ) + BUG(); + /* * Virtual UART is only used by linux early printk and decompress code. * Only use it for the hardware domain because the linux kernel may not diff --git a/xen/arch/arm/domain_build.c b/xen/arch/arm/domain_build.c index c2dcb49..c1df1fc 100644 --- a/xen/arch/arm/domain_build.c +++ b/xen/arch/arm/domain_build.c @@ -970,6 +970,12 @@ static int map_device(struct domain *d, struct dt_device_node *dev) irq = res; DPRINT("irq %u = %u\n", i, irq); + /* + * Checking the return of vgic_reserve_virq is not + * necessary. It should not fail except when we try to map + * the IRQ twice. This can legitimately happen if the IRQ is shared + */ + vgic_reserve_virq(d, irq); res = route_irq_to_guest(d, irq, dt_node_name(dev)); if ( res ) { diff --git a/xen/arch/arm/platforms/xgene-storm.c b/xen/arch/arm/platforms/xgene-storm.c index 0b3492d..ef3ba63 100644 --- a/xen/arch/arm/platforms/xgene-storm.c +++ b/xen/arch/arm/platforms/xgene-storm.c @@ -71,6 +71,10 @@ static int map_one_spi(struct domain *d, const char *what, printk("Additional IRQ %u (%s)\n", irq, what); + if ( !vgic_reserve_virq(d, irq) ) + printk("Failed to reserve vIRQ %u on dom%d\n", + irq, d->domain_id); + ret = route_irq_to_guest(d, irq, what); if ( ret ) printk("Failed to route %s to dom%d\n", what, d->domain_id); diff --git a/xen/arch/arm/vgic.c b/xen/arch/arm/vgic.c index b272d86..3b9b8dd 100644 --- a/xen/arch/arm/vgic.c +++ b/xen/arch/arm/vgic.c @@ -110,6 +110,15 @@ int domain_vgic_init(struct domain *d) d->arch.vgic.handler->domain_init(d); + d->arch.vgic.allocated_irqs = + xzalloc_array(unsigned long, BITS_TO_LONGS(vgic_num_irqs(d))); + if ( !d->arch.vgic.allocated_irqs ) + return -ENOMEM; + + /* vIRQ0-15 (SGIs) are reserved */ + for ( i = 0; i < NR_GIC_SGI; i++ ) + set_bit(i, d->arch.vgic.allocated_irqs); + return 0; } @@ -122,6 +131,7 @@ void domain_vgic_free(struct domain *d) { xfree(d->arch.vgic.shared_irqs); xfree(d->arch.vgic.pending_irqs); + xfree(d->arch.vgic.allocated_irqs); } int vcpu_vgic_init(struct vcpu *v) @@ -452,6 +462,50 @@ int vgic_emulate(struct cpu_user_regs *regs, union hsr hsr) return v->domain->arch.vgic.handler->emulate_sysreg(regs, hsr); } +bool_t vgic_reserve_virq(struct domain *d, unsigned int virq) +{ + if ( virq >= vgic_num_irqs(d) ) + return 0; + + return !test_and_set_bit(virq, d->arch.vgic.allocated_irqs); +} + +int vgic_allocate_virq(struct domain *d, bool_t spi) +{ + int ret; + int first, end; + unsigned int virq; + + if ( !spi ) + { + /* We only allocate PPIs. SGIs are all reserved */ + first = 16; + end = 32; + } + else + { + first = 32; + end = vgic_num_irqs(d); + } + +retry: + virq = find_next_zero_bit(d->arch.vgic.allocated_irqs, end, first); + if ( virq >= end ) + return -1; + + ret = test_and_set_bit(virq, d->arch.vgic.allocated_irqs); + + if ( unlikely(ret) ) + goto retry; + + return virq; +} + +void vgic_free_virq(struct domain *d, unsigned int virq) +{ + clear_bit(virq, d->arch.vgic.allocated_irqs); +} + /* * Local variables: * mode: C diff --git a/xen/arch/arm/vtimer.c b/xen/arch/arm/vtimer.c index 848e2c6..4427ae5 100644 --- a/xen/arch/arm/vtimer.c +++ b/xen/arch/arm/vtimer.c @@ -56,6 +56,31 @@ int domain_vtimer_init(struct domain *d) { d->arch.phys_timer_base.offset = NOW(); d->arch.virt_timer_base.offset = READ_SYSREG64(CNTPCT_EL0); + + /* At this stage vgic_reserve_virq can't fail */ + if ( is_hardware_domain(d) ) + { + if ( !vgic_reserve_virq(d, timer_get_irq(TIMER_PHYS_SECURE_PPI)) ) + BUG(); + + if ( !vgic_reserve_virq(d, timer_get_irq(TIMER_PHYS_NONSECURE_PPI)) ) + BUG(); + + if ( !vgic_reserve_virq(d, timer_get_irq(TIMER_VIRT_PPI)) ) + BUG(); + } + else + { + if ( !vgic_reserve_virq(d, GUEST_TIMER_PHYS_S_PPI) ) + BUG(); + + if ( !vgic_reserve_virq(d, GUEST_TIMER_PHYS_NS_PPI) ) + BUG(); + + if ( !vgic_reserve_virq(d, GUEST_TIMER_VIRT_PPI) ) + BUG(); + } + return 0; } diff --git a/xen/include/asm-arm/domain.h b/xen/include/asm-arm/domain.h index 9018c6a..f50deb4 100644 --- a/xen/include/asm-arm/domain.h +++ b/xen/include/asm-arm/domain.h @@ -90,6 +90,7 @@ struct arch_domain spinlock_t lock; int ctlr; int nr_spis; /* Number of SPIs */ + unsigned long *allocated_irqs; /* bitmap of IRQs allocated */ struct vgic_irq_rank *shared_irqs; /* * SPIs are domain global, SGIs and PPIs are per-VCPU and stored in diff --git a/xen/include/asm-arm/vgic.h b/xen/include/asm-arm/vgic.h index 74d5a4e..0c99481 100644 --- a/xen/include/asm-arm/vgic.h +++ b/xen/include/asm-arm/vgic.h @@ -199,6 +199,29 @@ extern int vgic_to_sgi(struct vcpu *v, register_t sgir, enum gic_sgi_mode irqmode, int virq, unsigned long vcpu_mask); extern void vgic_migrate_irq(struct vcpu *old, struct vcpu *new, unsigned int irq); + +/* Reserve a specific guest vIRQ */ +extern bool_t vgic_reserve_virq(struct domain *d, unsigned int virq); + +/* + * Allocate a guest VIRQ + * - spi == 0 => allocate a PPI. It will be the same on every vCPU + * - spi == 1 => allocate an SPI + */ +extern int vgic_allocate_virq(struct domain *d, bool_t spi); + +static inline int vgic_allocate_ppi(struct domain *d) +{ + return vgic_allocate_virq(d, 0 /* ppi */); +} + +static inline int vgic_allocate_spi(struct domain *d) +{ + return vgic_allocate_virq(d, 1 /* spi */); +} + +extern void vgic_free_virq(struct domain *d, unsigned int virq); + #endif /* __ASM_ARM_VGIC_H__ */ /*