Patch Metrics

Linaro contributions to gcc.

Patches per month: Submitted Accepted

Project Details

List addressgcc-patches@gcc.gnu.org
Source treegit://gcc.gnu.org/git/gcc.git
Last commit scanneda906f20e621ec94bd8c0730851569bb922615ee9
Show patches with: State = Action Required       |    Archived = No       |   2628 patches
« 1 2 ... 18 19 2026 27 »
Patch Series S/W/F Date Submitter Delegate State
[combine,RFC] Don't transform sign and zero extends inside mults 0 0 0 2015-11-02 Kyrylo Tkachov New
[ARM] PR target/67929 Tighten vfp3_const_double_for_bits checks 0 0 0 2015-11-02 Kyrylo Tkachov New
[ARM] PR61551 RFC: Improve costs for NEON addressing modes 0 0 0 2015-10-31 Charles Baylis New
[ARM] Fix checking RTL error in cortex_a9_sched_adjust_cost 0 0 0 2015-10-30 Kyrylo Tkachov New
[ARM] neon-testgen.ml typo 0 0 0 2015-10-29 Jim Wilson New
[Docs] Reword the documentation for -fdump-rtl- 0 0 0 2015-10-29 James Greenhalgh New
[ARM] Fix checking RTL error in cortex_a9_sched_adjust_cost 0 0 0 2015-10-29 Kyrylo Tkachov New
[ARM/AArch64] PR 68088: Fix RTL checking ICE due to subregs inside accumulator forwarding check 0 0 0 2015-10-29 Kyrylo Tkachov New
[ARM] libgcc: include crtfastmath.o 0 0 0 2015-10-29 Christophe Lyon New
[C] fix for ICE with -g 0 0 0 2015-10-28 Jim Wilson New
[RFC,tree-ifcombine] Making tree-ifcombine more friendly for conditional comparisons generation 0 0 0 2015-10-28 Kyrylo Tkachov New
[ARM/AArch64] PR 68088: Fix RTL checking ICE due to subregs inside accumulator forwarding check 0 0 0 2015-10-28 Kyrylo Tkachov New
[AArch64] Handle vector float modes properly in aarch64_output_simd_mov_immediate 0 0 0 2015-10-27 Kyrylo Tkachov New
[AArch64] PR 68102: Check that operand is REG before checking the REGNO in mov-immediate splitters 0 0 0 2015-10-27 Kyrylo Tkachov New
[RTL-ifcvt] PR rtl-optimization/67749: Do not emit separate SET insn in IF-ELSE case 0 0 0 2015-10-27 Kyrylo Tkachov New
[ARM] Fix costing of vmul+vcvt combine pattern 0 0 0 2015-10-27 Kyrylo Tkachov New
[wwwdocs] Mention arm target attributes and pragmas in GCC 6 changes 0 0 0 2015-10-26 Kyrylo Tkachov New
[auto-inc-dec.c] Account for cost of move operation in FORM_PRE_ADD and FORM_POST_ADD cases 0 0 0 2015-10-26 Kyrylo Tkachov New
[optabs.c] Fix PR 67989: Handle const0_rtx target in expand_atomic_compare_and_swap 0 0 0 2015-10-22 Kyrylo Tkachov New
[AArch64] Enable autoprefetcher modelling in the scheduler 0 0 0 2015-10-22 Kyrylo Tkachov New
[simplify-rtx,2/2] Use constants from pool when simplifying binops 0 0 0 2015-10-20 Kyrylo Tkachov New
[AArch64,1/2] Add fmul-by-power-of-2+fcvt optimisation 0 0 0 2015-10-20 Kyrylo Tkachov New
[AArch64] Fix insn types 0 0 0 2015-10-20 Kyrylo Tkachov New
[simplify-rtx,2/2] Use constants from pool when simplifying binops 0 0 0 2015-10-19 Kyrylo Tkachov New
[AArch64,1/2] Add fmul-by-power-of-2+fcvt optimisation 0 0 0 2015-10-19 Kyrylo Tkachov New
[5/7] Allow gimple debug stmt in widen mode 0 0 0 2015-10-18 Kugan Vivekanandarajah New
[AArch64] Add support for 64-bit vector-mode ldp/stp 0 0 0 2015-10-16 Kyrylo Tkachov New
[AArch64,63304] Fix issue with global state. 0 0 0 2015-10-16 Ramana Radhakrishnan New
[testsuite] Fix potential race conditions in gfortran tests 0 0 0 2015-10-16 Christophe Lyon New
[haifa-sched] model load/store multiples properly in autoprefetcher scheduling 0 0 0 2015-10-15 Kyrylo Tkachov New
[haifa-sched] model load/store multiples properly in autoprefetcher scheduling 0 0 0 2015-10-15 Kyrylo Tkachov New
[2/7] Add new type promotion pass 0 0 0 2015-10-15 Kugan Vivekanandarajah New
[1/7] Add new tree code SEXT_EXPR 0 0 0 2015-10-15 Kugan Vivekanandarajah New
[5/7] Allow gimple debug stmt in widen mode 0 0 0 2015-10-15 Kugan Vivekanandarajah New
[ARM,4.9/5,Backport] PR target/67929 Tighten vfp3_const_double_for_bits checks 0 0 0 2015-10-14 Kyrylo Tkachov New
[ARM] PR target/67929 Tighten vfp3_const_double_for_bits checks 0 0 0 2015-10-14 Kyrylo Tkachov New
[AArch64_be] Fix vtbl[34] and vtbx4 0 0 0 2015-10-13 Christophe Lyon New
[1/7] Add new tree code SEXT_EXPR 0 0 0 2015-10-11 Kugan Vivekanandarajah New
[3/7] Optimize ZEXT_EXPR with tree-vrp 0 0 0 2015-10-11 Kugan Vivekanandarajah New
[AArch64_be] Fix vtbl[34] and vtbx4 0 0 0 2015-10-09 Christophe Lyon New
[PR,target/67366,2/2,gimple-fold.c] Support movmisalign optabs in gimple-fold.c 0 0 0 2015-10-08 Ramana Radhakrishnan New
[PR,target/67366,1/2,ARM] - Add movmisalignhi / si patterns 0 0 0 2015-10-08 Ramana Radhakrishnan New
[3/7] Optimize ZEXT_EXPR with tree-vrp 0 0 0 2015-10-07 Kugan Vivekanandarajah New
[3/3,ARM] PR63870 Enable test cases 0 0 0 2015-10-06 Charles Baylis New
[3/7] Optimize ZEXT_EXPR with tree-vrp 0 0 0 2015-10-06 Kugan Vivekanandarajah New
[AARCH64] Add missing entries in iterator vwcore 0 0 0 2015-10-06 Kugan Vivekanandarajah New
[ARM] armv8 linux toolchain asan testcase fail due to stl missing conditional code 0 0 0 2015-10-02 Kyrylo Tkachov New
[AArch64] Use default_elf_asm_named_section instead of special cased hook 0 0 0 2015-10-02 Ramana Radhakrishnan New
[AArch64] Improve SIMD concatenation with zeroes 0 0 0 2015-10-02 James Greenhalgh New
[AARCH64] Add missing entries in iterator vwcore 0 0 0 2015-10-01 Kugan Vivekanandarajah New
[match.pd] Add a simplify rule for x * copysign (1.0, y); 0 0 0 2015-10-01 James Greenhalgh New
[RTL,ifcvt] PR 67786, 67787: Check that intermediate instructions in the basic block don't clobbe... 0 0 0 2015-10-01 Kyrylo Tkachov New
[AArch64] Don't allow -mgeneral-regs-only to change the .arch assembler directives 0 0 0 2015-10-01 Kyrylo Tkachov New
[ARM] Use vector wide add for mixed-mode adds 0 0 0 2015-10-01 Michael Collison New
[2/2,ARM/AArch64] Add a new Cortex-A53 scheduling model 0 0 0 2015-10-01 James Greenhalgh New
Optimize certain end of loop conditions into min/max operation 0 0 0 2015-10-01 Michael Collison New
Optimize certain end of loop conditions into min/max operation 0 0 0 2015-10-01 Michael Collison New
Optimize certain end of loop conditions into min/max operation 0 0 0 2015-10-01 Michael Collison New
[ARM] armv8 linux toolchain asan testcase fail due to stl missing conditional code 0 0 0 2015-09-30 Kyrylo Tkachov New
Optimize certain end of loop conditions into min/max operation 0 0 0 2015-09-30 Michael Collison New
[testsuite] Fix order of dg-do and dg-require-effective-target directives 0 0 0 2015-09-29 Christophe Lyon New
[Prototype,AArch64,ifcvt,4/3] Wire up the new if-convert costs hook for AArch64 0 0 0 2015-09-25 James Greenhalgh New
[ifcvt,3/3] Create a new target hook for deciding profitability of noce if-conversion 0 0 0 2015-09-25 James Greenhalgh New
[ifcvt,2/3] Move noce_if_info in to ifcvt.h 0 0 0 2015-09-25 James Greenhalgh New
[ifcvt,1/3] Factor out cost calculations from noce cases 0 0 0 2015-09-25 James Greenhalgh New
[1/2,AArch64/ARM] Give AArch64 ROR (Immediate) a new type attribute 0 0 0 2015-09-25 James Greenhalgh New
[1/2,AArch64/ARM] Give AArch64 ROR (Immediate) a new type attribute 0 0 0 2015-09-25 Kyrylo Tkachov New
[2/2,ARM/AArch64] Add a new Cortex-A53 scheduling model 0 0 0 2015-09-25 James Greenhalgh New
[1/2,AArch64/ARM] Give AArch64 ROR (Immediate) a new type attribute 0 0 0 2015-09-25 James Greenhalgh New
[tree-inline,obvious] Delete redundant count_insns_seq 0 0 0 2015-09-23 Kyrylo Tkachov New
[ARM] Use vector wide add for mixed-mode adds 0 0 0 2015-09-23 Kyrylo Tkachov New
[ARM] Use vector wide add for mixed-mode adds 0 0 0 2015-09-22 Michael Collison New
[RFC] PR tree-optimization/67628: Make tree ifcombine more symmetric and interactions with dom 0 0 0 2015-09-22 Kyrylo Tkachov New
[AArch64] Fix vcvt_high_f64_f32 and vcvt_figh_f32_f64 intrinsics. 0 0 0 2015-09-21 James Greenhalgh New
[4/4,ARM] Add attribute/pragma target fpu= 0 0 0 2015-09-18 Kyrylo Tkachov New
[3/4,ARM] Add attribute/pragma target fpu= 0 0 0 2015-09-18 Kyrylo Tkachov New
Optimize certain end of loop conditions into min/max operation 0 0 0 2015-09-18 Michael Collison New
[RTL-ifcvt] PR rtl-optimization/67465: Handle pairs of complex+simple blocks and empty blocks mor... 0 0 0 2015-09-17 Kyrylo Tkachov New
[AArch64] Implement copysign[ds]f3 0 0 0 2015-09-16 James Greenhalgh New
[AArch64_be] Fix vtbl[34] and vtbx4 0 0 0 2015-09-15 Christophe Lyon New
[ARM] Fix arm bootstrap failure due to -Werror=shift-negative-value 0 0 0 2015-09-15 Kyrylo Tkachov New
[wwwdocs,AArch64] Add entry for target attributes and pragmas 0 0 0 2015-09-14 Kyrylo Tkachov New
[RTL-ifcvt] PR rtl-optimization/67465: Handle pairs of complex+simple blocks and empty blocks mor... 0 0 0 2015-09-11 Kyrylo Tkachov New
[RTL-ifcvt] PR rtl-optimization/67465: Handle pairs of complex+simple blocks and empty blocks mor... 0 0 0 2015-09-10 Kyrylo Tkachov New
[AArch64] Fix vcvt_high_f64_f32 and vcvt_figh_f32_f64 intrinsics. 0 0 0 2015-09-10 James Greenhalgh New
[ARM] PR 67439: Allow matching of *arm32_movhf when -mrestrict-it is on 0 0 0 2015-09-10 Kyrylo Tkachov New
[AArch64] Use logics_imm type for 2nd alternative of *and<mode>3nr_compare0 0 0 0 2015-09-10 Kyrylo Tkachov New
[RTL-ifcvt] PR rtl-optimization/67465: Handle pairs of complex+simple blocks and empty blocks mor... 0 0 0 2015-09-10 Kyrylo Tkachov New
[PR,57195] Allow mode iterators inside angle brackets 0 0 0 2015-09-09 Michael Collison New
[AArch64] Fix vcvt_high_f64_f32 and vcvt_figh_f32_f64 intrinsics. 0 0 0 2015-09-09 James Greenhalgh New
Teach RTL ifcvt to handle multiple simple set instructions 0 0 0 2015-09-08 James Greenhalgh New
[ARM,3/3] Expand mod by power of 2 0 0 0 2015-09-08 Kyrylo Tkachov New
[5/7] Allow gimple debug stmt in widen mode 0 0 0 2015-09-08 Kugan Vivekanandarajah New
[RTL-ifcvt] PR rtl-optimization/67465: Do not ifcvt complex blocks if the else block is empty 0 0 0 2015-09-07 Kyrylo Tkachov New
[7/7] Adjust-arm-test cases 0 0 0 2015-09-07 Kugan Vivekanandarajah New
[6/7] Temporary workaround to get aarch64 bootstrap 0 0 0 2015-09-07 Kugan Vivekanandarajah New
[5/7] Allow gimple debug stmt in widen mode 0 0 0 2015-09-07 Kugan Vivekanandarajah New
[5/7] Allow gimple debug stmt in widen mode 0 0 0 2015-09-07 Kugan Vivekanandarajah New
[4/7] Use correct promoted mode sign for result of GIMPLE_CALL 0 0 0 2015-09-07 Kugan Vivekanandarajah New
[3/7] Optimize ZEXT_EXPR with tree-vrp 0 0 0 2015-09-07 Kugan Vivekanandarajah New
« 1 2 ... 18 19 2026 27 »