From patchwork Wed Jul 9 15:07:36 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 33320 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ie0-f197.google.com (mail-ie0-f197.google.com [209.85.223.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 0995E208CF for ; Wed, 9 Jul 2014 15:08:33 +0000 (UTC) Received: by mail-ie0-f197.google.com with SMTP id rd18sf41789433iec.8 for ; Wed, 09 Jul 2014 08:08:33 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=IzxAx/K1jNk0hYMff63IpOcu3dg4uEaruiLekPOCE/w=; b=ZUYmUTMYFWJk0O5KIURc7oakwygOiQtiLPgrdI/QV/QBDD4lkc8qMzKIePuId0gEy8 40F/vsgJyJ8a7UYqVorX6kXIggP5yYDs2gcjMv46HFXT9T+FNCslvlCStWk+hyS6CwLZ 2ULGtAVjAPzynidjuJW0Srx8ZrhtmGg1rHolIAY2MKc7zwA+WXlWIHLJm2U69BTLVsJI RdK0v2Qmoz1aQmzXMrI1P5j47cmcZpuphgqqzs983AH5Dlov4raEqJLMYgWqP3yIIlAr E+mR15ZSzBzWdvYDJDcIoRS4h1/lqoGRSB7n+UeA6Dx4eeUE9fzYDBdOPbWELYV1LcVf 9zmQ== X-Gm-Message-State: ALoCoQn/Dh+O5RST/ZRvZwzw3CZ6x64p8t0ZK2BZwJCLuChoW1qkj8DkqwzIRc5f3AVqvH4p4flx X-Received: by 10.182.241.169 with SMTP id wj9mr20759379obc.14.1404918513633; Wed, 09 Jul 2014 08:08:33 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.23.210 with SMTP id 76ls2486914qgp.33.gmail; Wed, 09 Jul 2014 08:08:33 -0700 (PDT) X-Received: by 10.58.165.106 with SMTP id yx10mr41099012veb.17.1404918513416; Wed, 09 Jul 2014 08:08:33 -0700 (PDT) Received: from mail-vc0-f171.google.com (mail-vc0-f171.google.com [209.85.220.171]) by mx.google.com with ESMTPS id pw10si21669954vec.96.2014.07.09.08.08.33 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 09 Jul 2014 08:08:33 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.171 as permitted sender) client-ip=209.85.220.171; Received: by mail-vc0-f171.google.com with SMTP id id10so7180258vcb.30 for ; Wed, 09 Jul 2014 08:08:33 -0700 (PDT) X-Received: by 10.221.26.10 with SMTP id rk10mr40259809vcb.0.1404918513330; Wed, 09 Jul 2014 08:08:33 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp55003vcb; Wed, 9 Jul 2014 08:08:32 -0700 (PDT) X-Received: by 10.66.161.69 with SMTP id xq5mr41102037pab.62.1404918512402; Wed, 09 Jul 2014 08:08:32 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id gq7si46214889pac.237.2014.07.09.08.08.31; Wed, 09 Jul 2014 08:08:31 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932593AbaGIPIQ (ORCPT + 8 others); Wed, 9 Jul 2014 11:08:16 -0400 Received: from mail-we0-f170.google.com ([74.125.82.170]:39533 "EHLO mail-we0-f170.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932580AbaGIPIO (ORCPT ); Wed, 9 Jul 2014 11:08:14 -0400 Received: by mail-we0-f170.google.com with SMTP id w61so7605040wes.29 for ; Wed, 09 Jul 2014 08:08:13 -0700 (PDT) X-Received: by 10.194.58.199 with SMTP id t7mr49894576wjq.14.1404918492649; Wed, 09 Jul 2014 08:08:12 -0700 (PDT) Received: from griffinp-ThinkPad-X1-Carbon-2nd.home (host86-181-29-22.range86-181.btcentralplus.com. [86.181.29.22]) by mx.google.com with ESMTPSA id cd1sm103941088wjc.19.2014.07.09.08.08.10 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 09 Jul 2014 08:08:12 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, ulf.hansson@linaro.org, chris@printf.net, maxime.coquelin@st.com, patrice.chotard@st.com, srinivas.kandagatla@gmail.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, peppe.cavallaro@st.com Subject: [PATCH v4 05/10] ARM: STi: DT: Add sdhci pin configuration for stih415 Date: Wed, 9 Jul 2014 16:07:36 +0100 Message-Id: <1404918461-25390-6-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1404918461-25390-1-git-send-email-peter.griffin@linaro.org> References: <1404918461-25390-1-git-send-email-peter.griffin@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.171 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds the required pin config for the sdhci controller present in the stih415 SoC. Signed-off-by: Giuseppe Cavallaro Signed-off-by: Peter Griffin Acked-by: Lee Jones Acked-by: Maxime Coquelin --- arch/arm/boot/dts/stih415-pinctrl.dtsi | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/arch/arm/boot/dts/stih415-pinctrl.dtsi b/arch/arm/boot/dts/stih415-pinctrl.dtsi index 8509a03..e574f39 100644 --- a/arch/arm/boot/dts/stih415-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih415-pinctrl.dtsi @@ -429,6 +429,27 @@ }; }; }; + + mmc0 { + pinctrl_mmc0: mmc0 { + st,pins { + mmcclk = <&PIO13 4 ALT4 BIDIR_PU NICLK 0 CLK_B>; + data0 = <&PIO14 4 ALT4 BIDIR_PU BYPASS 0>; + data1 = <&PIO14 5 ALT4 BIDIR_PU BYPASS 0>; + data2 = <&PIO14 6 ALT4 BIDIR_PU BYPASS 0>; + data3 = <&PIO14 7 ALT4 BIDIR_PU BYPASS 0>; + cmd = <&PIO15 1 ALT4 BIDIR_PU BYPASS 0>; + wp = <&PIO15 3 ALT4 IN>; + data4 = <&PIO16 4 ALT4 BIDIR_PU BYPASS 0>; + data5 = <&PIO16 5 ALT4 BIDIR_PU BYPASS 0>; + data6 = <&PIO16 6 ALT4 BIDIR_PU BYPASS 0>; + data7 = <&PIO16 7 ALT4 BIDIR_PU BYPASS 0>; + pwr = <&PIO17 1 ALT4 OUT>; + cd = <&PIO17 2 ALT4 IN>; + led = <&PIO17 3 ALT4 OUT>; + }; + }; + }; }; pin-controller-left {