From patchwork Wed Aug 27 12:38:32 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Zhangfei Gao X-Patchwork-Id: 36089 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pa0-f69.google.com (mail-pa0-f69.google.com [209.85.220.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id E384B2054F for ; Wed, 27 Aug 2014 12:39:57 +0000 (UTC) Received: by mail-pa0-f69.google.com with SMTP id kx10sf950758pab.4 for ; Wed, 27 Aug 2014 05:39:57 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=2bRCgVcXcTjNY6Vv+LgJTidTwoXNbmB016IsUpBwT28=; b=LBtx+0zW8oAwW5GkVzjXmGGCgOZvelsJa+IFg3EZ8G8OtWgPSmob/JOaJpp8j7FO+l pvhJdeaNlZyJgaJFEmBd2xzkj0+gMjrtp1TsuLz8yFaIpGm56Cr54BfFYme/xIggVQut o2cW63wabMCMInzD2zNw43HM8E59ldzvS0jnQqXJkAruMz2k6L+XQqNeaQmTH4DCnDC6 xXknZmXcq7epERQ4mCq62YRqsju9RtqXxZXhJxOM0hJ2jfrOBCwSs/r8ddw+hWY1yk1Q FTmth/+GXnrZaLo2J9lTbMeWZCWgPkfDYXTH8ZKTqKZEiz3IO6z4t8pAP5qiEuUG7GQf IM3g== X-Gm-Message-State: ALoCoQlntVhAZnh8HTh+8FDYLbSYoRGV8KvLXjOEI3Z4M6B0O/Kk7uWJJndXWTmdDCNbbs5iKzNb X-Received: by 10.66.141.48 with SMTP id rl16mr21475869pab.1.1409143196038; Wed, 27 Aug 2014 05:39:56 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.27.242 with SMTP id 105ls102356qgx.17.gmail; Wed, 27 Aug 2014 05:39:55 -0700 (PDT) X-Received: by 10.220.184.70 with SMTP id cj6mr28874173vcb.5.1409143195887; Wed, 27 Aug 2014 05:39:55 -0700 (PDT) Received: from mail-vc0-f176.google.com (mail-vc0-f176.google.com [209.85.220.176]) by mx.google.com with ESMTPS id x6si159865vdw.20.2014.08.27.05.39.55 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 27 Aug 2014 05:39:55 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.176 as permitted sender) client-ip=209.85.220.176; Received: by mail-vc0-f176.google.com with SMTP id id10so9109vcb.35 for ; Wed, 27 Aug 2014 05:39:55 -0700 (PDT) X-Received: by 10.220.159.204 with SMTP id k12mr28288419vcx.15.1409143195782; Wed, 27 Aug 2014 05:39:55 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.45.67 with SMTP id uj3csp75155vcb; Wed, 27 Aug 2014 05:39:55 -0700 (PDT) X-Received: by 10.66.146.35 with SMTP id sz3mr21461308pab.148.1409143194952; Wed, 27 Aug 2014 05:39:54 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id jg1si542619pbb.40.2014.08.27.05.39.53 for ; Wed, 27 Aug 2014 05:39:54 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933533AbaH0Mjv (ORCPT + 6 others); Wed, 27 Aug 2014 08:39:51 -0400 Received: from mail-pa0-f41.google.com ([209.85.220.41]:40554 "EHLO mail-pa0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933220AbaH0Mjv (ORCPT ); Wed, 27 Aug 2014 08:39:51 -0400 Received: by mail-pa0-f41.google.com with SMTP id rd3so207123pab.14 for ; Wed, 27 Aug 2014 05:39:50 -0700 (PDT) X-Received: by 10.68.223.138 with SMTP id qu10mr45421951pbc.45.1409143190855; Wed, 27 Aug 2014 05:39:50 -0700 (PDT) Received: from localhost.localdomain ([223.240.29.170]) by mx.google.com with ESMTPSA id y1sm364458pdl.75.2014.08.27.05.39.42 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 27 Aug 2014 05:39:49 -0700 (PDT) From: Zhangfei Gao To: haojian.zhuang@linaro.org, haifeng.yan@linaro.org, jchxue@gmail.com, xuwei5@hisilicon.com Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Zhangfei Gao , Jiancheng Xue Subject: [PATCH 4/6] ARM: dts: hix5hd2: add sata node Date: Wed, 27 Aug 2014 20:38:32 +0800 Message-Id: <1409143114-23311-5-git-send-email-zhangfei.gao@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1409143114-23311-1-git-send-email-zhangfei.gao@linaro.org> References: <1409143114-23311-1-git-send-email-zhangfei.gao@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: zhangfei.gao@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.176 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Signed-off-by: Jiancheng Xue Signed-off-by: Zhangfei Gao --- arch/arm/boot/dts/hisi-x5hd2-dkb.dts | 5 +++++ arch/arm/boot/dts/hisi-x5hd2.dtsi | 20 ++++++++++++++++++++ 2 files changed, 25 insertions(+) diff --git a/arch/arm/boot/dts/hisi-x5hd2-dkb.dts b/arch/arm/boot/dts/hisi-x5hd2-dkb.dts index 0344de0..1529254 100644 --- a/arch/arm/boot/dts/hisi-x5hd2-dkb.dts +++ b/arch/arm/boot/dts/hisi-x5hd2-dkb.dts @@ -77,3 +77,8 @@ reg = <1>; }; }; + +&ahci { + phys = <&sata_phy>; + phy-names = "sata-phy"; +}; diff --git a/arch/arm/boot/dts/hisi-x5hd2.dtsi b/arch/arm/boot/dts/hisi-x5hd2.dtsi index 9252264..18f52f0 100644 --- a/arch/arm/boot/dts/hisi-x5hd2.dtsi +++ b/arch/arm/boot/dts/hisi-x5hd2.dtsi @@ -213,5 +213,25 @@ interrupts = <0 67 4>; clocks = <&clock HIX5HD2_USB_CLK>; }; + + peripheral_ctrl: syscon@a20000 { + compatible = "syscon"; + reg = <0xa20000 0x1000>; + }; + + sata_phy: phy@1900000 { + compatible = "hisilicon,hix5hd2-sata-phy"; + reg = <0x1900000 0x10000>; + #phy-cells = <0>; + hisilicon,peripheral-syscon = <&peripheral_ctrl>; + hisilicon,power-reg = <0x8 10>; + }; + + ahci: sata@1900000 { + compatible = "hisilicon,hisi-ahci"; + reg = <0x1900000 0x10000>; + interrupts = <0 70 4>; + clocks = <&clock HIX5HD2_SATA_CLK>; + }; }; };