From patchwork Thu Aug 28 05:34:18 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Zhangfei Gao X-Patchwork-Id: 36146 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-oa0-f69.google.com (mail-oa0-f69.google.com [209.85.219.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 408FF2054F for ; Thu, 28 Aug 2014 05:35:34 +0000 (UTC) Received: by mail-oa0-f69.google.com with SMTP id i7sf5795087oag.0 for ; Wed, 27 Aug 2014 22:35:33 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=Vm/hKU33YN37lu0406Qu/nsLXkN6qPV8dwamciQZI/o=; b=Y8VLgfPqcJjLhWSrAk6hslqi2y1U5yVeCH7FlLeXxYxOLamd79GhlT2+wQVS2juoUs JkutGDZI4ljxu2bmQWGqezbVhVy8d6vOBsFPcHMUhW/A69U1Gix56ynJ67TpXC5H0jt1 zxUqmbc/0SNwaTcjk/1INXPYihkrcLM11ua1ua4sWKtC/WT4xbIPSj+ATueUaPXzotif SptakHkgfwFcozG/Gw3z6elqdwVoEpIBLKxCYdYyafdlYvSdGZAko44iRuHhFrK+O+yF B/lXIluw+Cr6eDDVTMb0/gpzDfEsgalLyZtKVHoB08mPp7HXOpJdJ7c8jy+qmZsXG/wI 0CGw== X-Gm-Message-State: ALoCoQkN1H9JdbP4oWpLWx0+xmD9kanty+3Koi1/WQGjoZgwNnsCMf8GOjjzqZ3DQJ74mkK4irVu X-Received: by 10.42.16.69 with SMTP id o5mr1680319ica.17.1409204133808; Wed, 27 Aug 2014 22:35:33 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.20.41 with SMTP id 38ls444725qgi.26.gmail; Wed, 27 Aug 2014 22:35:33 -0700 (PDT) X-Received: by 10.52.253.39 with SMTP id zx7mr1205744vdc.2.1409204133707; Wed, 27 Aug 2014 22:35:33 -0700 (PDT) Received: from mail-vc0-f175.google.com (mail-vc0-f175.google.com [209.85.220.175]) by mx.google.com with ESMTPS id 16si979896vdf.0.2014.08.27.22.35.33 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 27 Aug 2014 22:35:33 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.175 as permitted sender) client-ip=209.85.220.175; Received: by mail-vc0-f175.google.com with SMTP id lf12so287032vcb.20 for ; Wed, 27 Aug 2014 22:35:33 -0700 (PDT) X-Received: by 10.52.146.194 with SMTP id te2mr1205394vdb.4.1409204133640; Wed, 27 Aug 2014 22:35:33 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.45.67 with SMTP id uj3csp183003vcb; Wed, 27 Aug 2014 22:35:33 -0700 (PDT) X-Received: by 10.66.161.130 with SMTP id xs2mr2394318pab.36.1409204132760; Wed, 27 Aug 2014 22:35:32 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id qj8si4115515pac.189.2014.08.27.22.35.32 for ; Wed, 27 Aug 2014 22:35:32 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755741AbaH1Ffb (ORCPT + 6 others); Thu, 28 Aug 2014 01:35:31 -0400 Received: from mail-pa0-f45.google.com ([209.85.220.45]:54876 "EHLO mail-pa0-f45.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752328AbaH1Ffb (ORCPT ); Thu, 28 Aug 2014 01:35:31 -0400 Received: by mail-pa0-f45.google.com with SMTP id bj1so1067078pad.32 for ; Wed, 27 Aug 2014 22:35:30 -0700 (PDT) X-Received: by 10.70.51.103 with SMTP id j7mr2384663pdo.84.1409204130761; Wed, 27 Aug 2014 22:35:30 -0700 (PDT) Received: from localhost.localdomain ([60.168.113.194]) by mx.google.com with ESMTPSA id m1sm3651003pdh.18.2014.08.27.22.35.24 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 27 Aug 2014 22:35:29 -0700 (PDT) From: Zhangfei Gao To: mark.rutland@arm.com, haojian.zhuang@linaro.org, haifeng.yan@linaro.org, jchxue@gmail.com, xuwei5@hisilicon.com Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Zhangfei Gao , Jiancheng Xue Subject: [PATCH v2 4/6] ARM: dts: hix5hd2: add sata node Date: Thu, 28 Aug 2014 13:34:18 +0800 Message-Id: <1409204060-9223-5-git-send-email-zhangfei.gao@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1409204060-9223-1-git-send-email-zhangfei.gao@linaro.org> References: <1409204060-9223-1-git-send-email-zhangfei.gao@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: zhangfei.gao@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.175 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Signed-off-by: Jiancheng Xue Signed-off-by: Zhangfei Gao --- arch/arm/boot/dts/hisi-x5hd2-dkb.dts | 5 +++++ arch/arm/boot/dts/hisi-x5hd2.dtsi | 20 ++++++++++++++++++++ 2 files changed, 25 insertions(+) diff --git a/arch/arm/boot/dts/hisi-x5hd2-dkb.dts b/arch/arm/boot/dts/hisi-x5hd2-dkb.dts index 0da3f3b..375a10c 100644 --- a/arch/arm/boot/dts/hisi-x5hd2-dkb.dts +++ b/arch/arm/boot/dts/hisi-x5hd2-dkb.dts @@ -79,3 +79,8 @@ reg = <1>; }; }; + +&ahci { + phys = <&sata_phy>; + phy-names = "sata-phy"; +}; diff --git a/arch/arm/boot/dts/hisi-x5hd2.dtsi b/arch/arm/boot/dts/hisi-x5hd2.dtsi index 9252264..18f52f0 100644 --- a/arch/arm/boot/dts/hisi-x5hd2.dtsi +++ b/arch/arm/boot/dts/hisi-x5hd2.dtsi @@ -213,5 +213,25 @@ interrupts = <0 67 4>; clocks = <&clock HIX5HD2_USB_CLK>; }; + + peripheral_ctrl: syscon@a20000 { + compatible = "syscon"; + reg = <0xa20000 0x1000>; + }; + + sata_phy: phy@1900000 { + compatible = "hisilicon,hix5hd2-sata-phy"; + reg = <0x1900000 0x10000>; + #phy-cells = <0>; + hisilicon,peripheral-syscon = <&peripheral_ctrl>; + hisilicon,power-reg = <0x8 10>; + }; + + ahci: sata@1900000 { + compatible = "hisilicon,hisi-ahci"; + reg = <0x1900000 0x10000>; + interrupts = <0 70 4>; + clocks = <&clock HIX5HD2_SATA_CLK>; + }; }; };