From patchwork Wed Oct 29 16:45:33 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Murali Karicheri X-Patchwork-Id: 39793 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wg0-f69.google.com (mail-wg0-f69.google.com [74.125.82.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 6010124029 for ; Wed, 29 Oct 2014 16:47:05 +0000 (UTC) Received: by mail-wg0-f69.google.com with SMTP id m15sf1926293wgh.4 for ; Wed, 29 Oct 2014 09:47:04 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=t3M8rs4psee9F4x6rubrqDc82/Vmvq9YSjXZcBaN9XM=; b=OQFMYehGoiCCTf1pWoZN/n1FdfLXO95hjXC0UkZfQcltSj6QtRQ3TEPj+Kf+lTbcbN 3cQyVzoOu94W6cQFGxR2m+f3DKH/bJ8v8WFAjvTZcGC04q3uqTN05eOwN4mmPoktWqAP AHqKkMpMyd/XSAwGn9Esdwc+cnoBGuiAd13TsOpIZvvqW3rqdDAo/An7Fx3N4ZRdzrvn hP69h41oJB66zQSPgyHK1JUzN2N1qJ6avKULo5/jQA3Ku0Q0DILKW89InyeZnK8QeXru SdKZfGEt5Ttx6ZG5N6u6xOrlCwnXINEoAYGZDMWUjyMtqSKC6HZlgF+S59u0CqyuYIWo KzRg== X-Gm-Message-State: ALoCoQnf3kZ/dPQnkKKq8zQgDJago4pnv1whgIqHaYG5B8ZtPQ4w47fqYyumSU53v37WAqW9WfBg X-Received: by 10.194.178.163 with SMTP id cz3mr1964366wjc.1.1414601224558; Wed, 29 Oct 2014 09:47:04 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.27.129 with SMTP id t1ls245030lag.53.gmail; Wed, 29 Oct 2014 09:47:04 -0700 (PDT) X-Received: by 10.152.23.3 with SMTP id i3mr12710934laf.53.1414601224390; Wed, 29 Oct 2014 09:47:04 -0700 (PDT) Received: from mail-la0-f49.google.com (mail-la0-f49.google.com. [209.85.215.49]) by mx.google.com with ESMTPS id jt11si7934785lab.123.2014.10.29.09.47.04 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 29 Oct 2014 09:47:04 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.49 as permitted sender) client-ip=209.85.215.49; Received: by mail-la0-f49.google.com with SMTP id ge10so2846916lab.22 for ; Wed, 29 Oct 2014 09:47:04 -0700 (PDT) X-Received: by 10.152.6.228 with SMTP id e4mr12581690laa.71.1414601224304; Wed, 29 Oct 2014 09:47:04 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp694246lbz; Wed, 29 Oct 2014 09:47:03 -0700 (PDT) X-Received: by 10.66.246.196 with SMTP id xy4mr11777736pac.29.1414601222364; Wed, 29 Oct 2014 09:47:02 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ks5si4488167pdb.42.2014.10.29.09.47.01 for ; Wed, 29 Oct 2014 09:47:02 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934473AbaJ2Qq5 (ORCPT + 4 others); Wed, 29 Oct 2014 12:46:57 -0400 Received: from devils.ext.ti.com ([198.47.26.153]:37199 "EHLO devils.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934495AbaJ2Qqa (ORCPT ); Wed, 29 Oct 2014 12:46:30 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by devils.ext.ti.com (8.13.7/8.13.7) with ESMTP id s9TGjajM009351; Wed, 29 Oct 2014 11:45:36 -0500 Received: from DFLE73.ent.ti.com (dfle73.ent.ti.com [128.247.5.110]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id s9TGjZsD027842; Wed, 29 Oct 2014 11:45:35 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DFLE73.ent.ti.com (128.247.5.110) with Microsoft SMTP Server id 14.3.174.1; Wed, 29 Oct 2014 11:45:35 -0500 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id s9TGjXQ5011665; Wed, 29 Oct 2014 11:45:35 -0500 From: Murali Karicheri To: , CC: Murali Karicheri , Santosh Shilimkar , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Russell King , Subject: [PATCH v1 3/4] ARM: dts: keystone: add DT bindings for PCI controller for port 0 Date: Wed, 29 Oct 2014 12:45:33 -0400 Message-ID: <1414601134-31825-4-git-send-email-m-karicheri2@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1414601134-31825-1-git-send-email-m-karicheri2@ti.com> References: <1414601134-31825-1-git-send-email-m-karicheri2@ti.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: m-karicheri2@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.49 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add common DT bindings to support PCI controller driver for port 0 on all of the K2 SoCs that has Synopsis Designware based pcie h/w. Signed-off-by: Murali Karicheri CC: Santosh Shilimkar CC: Rob Herring CC: Pawel Moll CC: Mark Rutland CC: Ian Campbell CC: Kumar Gala CC: Russell King CC: devicetree@vger.kernel.org --- v1 - fixed email ID for Santosh and reworded the commit description a bit to be consistent with the subject. arch/arm/boot/dts/keystone.dtsi | 45 +++++++++++++++++++++++++++++++++++++++ 1 file changed, 45 insertions(+) diff --git a/arch/arm/boot/dts/keystone.dtsi b/arch/arm/boot/dts/keystone.dtsi index 5d3e83f..87b2daa 100644 --- a/arch/arm/boot/dts/keystone.dtsi +++ b/arch/arm/boot/dts/keystone.dtsi @@ -285,5 +285,50 @@ #interrupt-cells = <1>; ti,syscon-dev = <&devctrl 0x2a0>; }; + + pcie@21800000 { + compatible = "ti,keystone-pcie", "snps,dw-pcie"; + clocks = <&clkpcie>; + clock-names = "pcie"; + #address-cells = <3>; + #size-cells = <2>; + reg = <0x21801000 0x2000>, <0x21800000 0x1000>, <0x02620128 4>; + ranges = <0x81000000 0 0 0x23250000 0 0x4000 + 0x82000000 0 0x50000000 0x50000000 0 0x10000000>; + + device_type = "pci"; + num-lanes = <2>; + + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie_intc0 0>, // INT A + <0 0 0 2 &pcie_intc0 1>, // INT B + <0 0 0 3 &pcie_intc0 2>, // INT C + <0 0 0 4 &pcie_intc0 3>; // INT D + + pcie_msi_intc0: msi-interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + interrupt-parent = <&gic>; + interrupts = , + , + , + , + , + , + , + ; + }; + + pcie_intc0: legacy-interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + interrupt-parent = <&gic>; + interrupts = , + , + , + ; + }; + }; }; };