From patchwork Wed Oct 29 20:28:17 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Murali Karicheri X-Patchwork-Id: 39797 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ee0-f72.google.com (mail-ee0-f72.google.com [74.125.83.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 7E07F24029 for ; Wed, 29 Oct 2014 20:29:51 +0000 (UTC) Received: by mail-ee0-f72.google.com with SMTP id d17sf2377644eek.11 for ; Wed, 29 Oct 2014 13:29:50 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=eEnNehsZFCh0moLK0NegnSZEH23JHVgceXUSO7dW9z8=; b=O6GM4wjfm7hLp5I3rlT0kvvR/paAaetReIepxQb7xtJpBVLXc8eNN5YNyH5EBGgJlC BtM/Nc6Y45M9FLkSUibZLlznpiGFAdb6CSGbt0E/MdkjdeXyxBla3M3r+3vdKEcgQ/Uw pj65/G7YAUVOWcHVUK6Tw9rXls718ohvawuqHvgSdbMUTUP4BA/i2cBJ/11KBUMF1aEp lnzVv0m1B2GjzXagUolJP1N2sKCov4kJe/JN+FC7ZRtmUR8JMcTPI7XXBI4cy7Emcb5a 88XjeceM68qnhDLKNjjyiN1O4FY1RF5esQHq9rBMVM0Zel786IUosVolx2+j5fA+sfKS i+IA== X-Gm-Message-State: ALoCoQkHFA5aQEFImrWeGpQ7uhq9Gv9OduxshPebaJyW+bOqKOrTv06loZT5o1vlvMt3Y6pAKa1+ X-Received: by 10.180.96.101 with SMTP id dr5mr6491179wib.0.1414614590673; Wed, 29 Oct 2014 13:29:50 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.7.99 with SMTP id i3ls272315laa.79.gmail; Wed, 29 Oct 2014 13:29:50 -0700 (PDT) X-Received: by 10.152.8.100 with SMTP id q4mr13677375laa.48.1414614590488; Wed, 29 Oct 2014 13:29:50 -0700 (PDT) Received: from mail-la0-f49.google.com (mail-la0-f49.google.com. [209.85.215.49]) by mx.google.com with ESMTPS id q1si8897643laj.42.2014.10.29.13.29.50 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 29 Oct 2014 13:29:50 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.49 as permitted sender) client-ip=209.85.215.49; Received: by mail-la0-f49.google.com with SMTP id ge10so3197859lab.22 for ; Wed, 29 Oct 2014 13:29:50 -0700 (PDT) X-Received: by 10.152.5.38 with SMTP id p6mr13828239lap.44.1414614590390; Wed, 29 Oct 2014 13:29:50 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp729084lbz; Wed, 29 Oct 2014 13:29:49 -0700 (PDT) X-Received: by 10.68.171.100 with SMTP id at4mr12396674pbc.127.1414614588670; Wed, 29 Oct 2014 13:29:48 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id km8si4788135pab.176.2014.10.29.13.29.48 for ; Wed, 29 Oct 2014 13:29:48 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757250AbaJ2U3M (ORCPT + 26 others); Wed, 29 Oct 2014 16:29:12 -0400 Received: from bear.ext.ti.com ([192.94.94.41]:33550 "EHLO bear.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1757093AbaJ2U3J (ORCPT ); Wed, 29 Oct 2014 16:29:09 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by bear.ext.ti.com (8.13.7/8.13.7) with ESMTP id s9TKSQjd013402; Wed, 29 Oct 2014 15:28:26 -0500 Received: from DLEE71.ent.ti.com (dlee71.ent.ti.com [157.170.170.114]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id s9TKSQlK009031; Wed, 29 Oct 2014 15:28:26 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DLEE71.ent.ti.com (157.170.170.114) with Microsoft SMTP Server id 14.3.174.1; Wed, 29 Oct 2014 15:28:26 -0500 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id s9TKSN81000856; Wed, 29 Oct 2014 15:28:25 -0500 From: Murali Karicheri To: , CC: Murali Karicheri , Santosh Shilimkar , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Russell King , Subject: [PATCH v2 4/4] ARM: dts: keystone-k2e: add DT bindings for PCI controller for port 1 Date: Wed, 29 Oct 2014 16:28:17 -0400 Message-ID: <1414614497-4798-5-git-send-email-m-karicheri2@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1414614497-4798-1-git-send-email-m-karicheri2@ti.com> References: <1414614497-4798-1-git-send-email-m-karicheri2@ti.com> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: m-karicheri2@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.49 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , K2E SoC has a second PCI port based on Synopsis Designware PCIe h/w. Add DT bindings to support PCI controller for port 1 for this SoC. Signed-off-by: Murali Karicheri CC: Santosh Shilimkar CC: Rob Herring CC: Pawel Moll CC: Mark Rutland CC: Ian Campbell CC: Kumar Gala CC: Russell King CC: devicetree@vger.kernel.org --- v2 - minor ediorial updates based on comments v1 - fixed email ID for Santosh and reworded commit description to be consistent with the subject. arch/arm/boot/dts/k2e.dtsi | 45 ++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 45 insertions(+) diff --git a/arch/arm/boot/dts/k2e.dtsi b/arch/arm/boot/dts/k2e.dtsi index c358b4b..5fc14683 100644 --- a/arch/arm/boot/dts/k2e.dtsi +++ b/arch/arm/boot/dts/k2e.dtsi @@ -85,6 +85,51 @@ #gpio-cells = <2>; gpio,syscon-dev = <&devctrl 0x240>; }; + + pcie@21020000 { + compatible = "ti,keystone-pcie","snps,dw-pcie"; + clocks = <&clkpcie1>; + clock-names = "pcie"; + #address-cells = <3>; + #size-cells = <2>; + reg = <0x21021000 0x2000>, <0x21020000 0x1000>, <0x02620128 4>; + ranges = <0x81000000 0 0 0x23260000 0x4000 0x4000 + 0x82000000 0 0x60000000 0x60000000 0 0x10000000>; + + device_type = "pci"; + num-lanes = <2>; + + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie_intc1 0>, /* INT A */ + <0 0 0 2 &pcie_intc1 1>, /* INT B */ + <0 0 0 3 &pcie_intc1 2>, /* INT C */ + <0 0 0 4 &pcie_intc1 3>; /* INT D */ + + pcie_msi_intc1: msi-interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + interrupt-parent = <&gic>; + interrupts = , + , + , + , + , + , + , + ; + }; + + pcie_intc1: legacy-interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + interrupt-parent = <&gic>; + interrupts = , + , + , + ; + }; + }; }; };