From patchwork Thu Feb 26 16:14:18 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mathieu Poirier X-Patchwork-Id: 45185 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f71.google.com (mail-la0-f71.google.com [209.85.215.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 8931F20674 for ; Thu, 26 Feb 2015 16:14:50 +0000 (UTC) Received: by lams18 with SMTP id s18sf9174407lam.1 for ; Thu, 26 Feb 2015 08:14:49 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:sender:precedence:list-id:x-original-sender :x-original-authentication-results:mailing-list:list-post:list-help :list-archive:list-unsubscribe; bh=FVzQfqFSrDfaZQcREtS6C0Ea8iBr0lAqbGZj4FC4LUk=; b=bXDUHWsheBCuzP3dDFyXAdBsS0ra8wmFnN3DlCWU30DDQZrthqsZHveUmkI1ZEazct yARed1a8jFfkO8HjJ2x8CbkARdpDW18lP4HV+7Ek/e6lv3vawr8PwRojL351t87zVaRH TSDFHy+FOsvIUdELAOd7yBYY+U8Jbhmz+zHJ5cRRSprn4IMUfyep1ptCAsBXlU24Ojgn gEE4xlAOMKKpQ/gtL9akV3UYXLiFuur4ypYnjM4Ar1lnq7IFj2RFu74/LYzo2QqCwBjA K90LzOQ++82No8gwakxpiPHLW24rHiEKRWbVO8Tll/P/GVTnuoJe99ZZHJHA+TNpiS6G calA== X-Gm-Message-State: ALoCoQmhFlKmyiBAvbuMuz6AjEVw5S3VrnTHFjtU5Hx+znIIBCF5JONIfDTYPykaLs8P6Gh8Uo7G X-Received: by 10.180.182.44 with SMTP id eb12mr3844264wic.4.1424967289468; Thu, 26 Feb 2015 08:14:49 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.87.210 with SMTP id ba18ls54265lab.78.gmail; Thu, 26 Feb 2015 08:14:49 -0800 (PST) X-Received: by 10.152.23.233 with SMTP id p9mr8351740laf.123.1424967289107; Thu, 26 Feb 2015 08:14:49 -0800 (PST) Received: from mail-la0-f54.google.com (mail-la0-f54.google.com. [209.85.215.54]) by mx.google.com with ESMTPS id t5si958857laj.59.2015.02.26.08.14.49 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 26 Feb 2015 08:14:49 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.54 as permitted sender) client-ip=209.85.215.54; Received: by labgf13 with SMTP id gf13so11998558lab.9 for ; Thu, 26 Feb 2015 08:14:49 -0800 (PST) X-Received: by 10.112.162.232 with SMTP id yd8mr3251071lbb.41.1424967288972; Thu, 26 Feb 2015 08:14:48 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp3401634lbj; Thu, 26 Feb 2015 08:14:48 -0800 (PST) X-Received: by 10.70.89.135 with SMTP id bo7mr16159565pdb.93.1424967286903; Thu, 26 Feb 2015 08:14:46 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id rn14si1797236pab.74.2015.02.26.08.14.46; Thu, 26 Feb 2015 08:14:46 -0800 (PST) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932272AbbBZQOa (ORCPT + 5 others); Thu, 26 Feb 2015 11:14:30 -0500 Received: from mail-pa0-f41.google.com ([209.85.220.41]:45379 "EHLO mail-pa0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932263AbbBZQO2 (ORCPT ); Thu, 26 Feb 2015 11:14:28 -0500 Received: by pablf10 with SMTP id lf10so14967239pab.12 for ; Thu, 26 Feb 2015 08:14:28 -0800 (PST) X-Received: by 10.66.158.66 with SMTP id ws2mr15823366pab.37.1424967267880; Thu, 26 Feb 2015 08:14:27 -0800 (PST) Received: from t430.cg.shawcable.net (S0106002369de4dac.cg.shawcable.net. [70.73.24.112]) by mx.google.com with ESMTPSA id d11sm1490555pbu.10.2015.02.26.08.14.26 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 26 Feb 2015 08:14:27 -0800 (PST) From: Mathieu Poirier To: robh+dt@kernel.org, pawel.moll@arm.com, mark.rutland@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, zhang.chunyan@linaro.org, kaixu.xia@linaro.org Subject: [PATCH RESEND] coresight-stm: Bindings for System Trace Macrocell Date: Thu, 26 Feb 2015 09:14:18 -0700 Message-Id: <1424967258-28573-1-git-send-email-mathieu.poirier@linaro.org> X-Mailer: git-send-email 1.9.1 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: mathieu.poirier@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.54 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The System Trace Macrocell (STM) is an IP block falling under the CoreSight umbrella. It's main purpose it so expose stimulus channels to any system component for the purpose of information logging. Bindings for this IP block adds a couple of items to the current mandatory definition for CoreSight components. The driver has been posted here[1]. [1]. https://lkml.org/lkml/2015/2/25/743 Signed-off-by: Mathieu Poirier --- .../devicetree/bindings/arm/coresight.txt | 25 ++++++++++++++++++++++ 1 file changed, 25 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/coresight.txt b/Documentation/devicetree/bindings/arm/coresight.txt index a3089359aaa6..854127578718 100644 --- a/Documentation/devicetree/bindings/arm/coresight.txt +++ b/Documentation/devicetree/bindings/arm/coresight.txt @@ -17,6 +17,7 @@ its hardware characteristcs. - "arm,coresight-tmc", "arm,primecell"; - "arm,coresight-funnel", "arm,primecell"; - "arm,coresight-etm3x", "arm,primecell"; + - "arm,coresight-stm", "arm,primecell"; * reg: physical base address and length of the register set(s) of the component. @@ -31,6 +32,14 @@ its hardware characteristcs. layout using the generic DT graph presentation found in "bindings/graph.txt". +* Additional required properly for System Trace Macrocells (STM): + * reg: along with the physical base address and length of the register + set as described above, another entry is required to describe the + mapping of the extended stimulus port area. + + * reg-names: the only acceptable values are "stm-base" and + "stm-channel-base", each corresponding to the areas defined in "reg". + * Required properties for devices that don't show up on the AMBA bus, such as non-configurable replicators: @@ -198,3 +207,19 @@ Example: }; }; }; + +4. STM + stm@20100000 { + compatible = "arm,coresight-stm", "arm,primecell"; + reg = <0 0x20100000 0 0x1000>, + <0 0x28000000 0 0x180000>; + reg-names = "stm-base", "stm-channel-base"; + + clocks = <&soc_smc50mhz>; + clock-names = "apb_pclk"; + port { + stm_out_port: endpoint { + remote-endpoint = <&main_funnel_in_port2>; + }; + }; + };