From patchwork Mon Jan 4 08:11:20 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 356338 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp14780876jai; Mon, 4 Jan 2021 00:12:22 -0800 (PST) X-Google-Smtp-Source: ABdhPJyoeYThhnVtI60hzUXwQPr/keAgWdgX3fGFUPIsLWuJV5Y+tLdT3C3n8e+12O/48jjTcBI+ X-Received: by 2002:aa7:c388:: with SMTP id k8mr69202714edq.36.1609747941911; Mon, 04 Jan 2021 00:12:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609747941; cv=none; d=google.com; s=arc-20160816; b=Drd5/7/VBMSW7Mid80Ha7dbMOgWBLxbnSm7QwsLZu3vehzTQ4LB8wwhG5tFmJ5NizB nP8SsdHFbe4UZip04GvE2zIPRZgRfGWbEbIyXDhRanxPFqK95yPDvJsGPxSFASj2UK9f 6kk0w0JbNV3L6UiXvz5s8jlIY/voKddPxVmu/Uexp0/mChMuXlUjj0lcXSHXe/FUMBJ9 TUyu7OJwBq1zN45hovy783onY74ou8wEv1wKa36NTJsXQ+HHKAH9qPlicaVtSvWoLjGd GAcspN5FMmirZTAb3FsMEVRvYyhQBNrpV1TPOfXdiwNpP45Qufs+Ey7kT0+vPUxaWUUZ lg6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=N1N/VRl7IYxshCXfWBMhv9L4GKmc3hy8weZHQ7rGDVA=; b=OezxoTM0Ae12WjkMwg+6yIur0aVdH6rvvpn6zCHXOrde786gqrQkpQ+xtGYzElMcob 9GG7dC+pgyzuDyeOkaArm/4aAtcJbf72PYpGLjo35zqg+Zq3sfuIEC85rMzkcFqevvzB RtgJHGAzz8XXBdQrKcqpsmptZG5R2uNjuBSHF+J8Ls1u488VMYVAh3GOVVa4Pff4cv+9 neuMe/Glny8o9pJFjTvfKErsDnPsH3mLT7eGWiJkXbGHBVEacxJX6brZ9kHABsu6yzkP 8VEoAyAkfCJsjCGBWBc0kHs76fsIzYUC2h2QBV62Z8FLgZyCslfE7JGL3ry19ZenGpGX 70+g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=QghjExDF; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m26si31550046edq.169.2021.01.04.00.12.21; Mon, 04 Jan 2021 00:12:21 -0800 (PST) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=QghjExDF; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726606AbhADIMU (ORCPT + 15 others); Mon, 4 Jan 2021 03:12:20 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57392 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726306AbhADIMR (ORCPT ); Mon, 4 Jan 2021 03:12:17 -0500 Received: from mail-pg1-x52b.google.com (mail-pg1-x52b.google.com [IPv6:2607:f8b0:4864:20::52b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5C708C061794 for ; Mon, 4 Jan 2021 00:11:37 -0800 (PST) Received: by mail-pg1-x52b.google.com with SMTP id i7so18595647pgc.8 for ; Mon, 04 Jan 2021 00:11:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=N1N/VRl7IYxshCXfWBMhv9L4GKmc3hy8weZHQ7rGDVA=; b=QghjExDFWmmI4IZigyH0QYWlIx8avgEsfnoIs9PxunNbsBTtE923wXAMJEJ+P8/91R D6t4C9+Fl9vqSVyfoJtajrm0tne9TxIU3OUCnZ9dLy6Fvo26BpDAse8U9ksRrUOPwLl7 gExBmitmk3f8rEZLr1a0EnZzJNGzi8qtod2CWAITbLOWjezObnqxSZr4cbCz8V76+A6B u4tyT2NFpiAjZa1pfG73A2Z+wTUym7bBHSoT4BcBkkY8VEQ/1THZTpwvCqm74ZXgZvIv /Der4OumT93SCJijOyH7oZiqRctlteV9GhRMdxrFHE+mw5VHwsxGCKNBGklCsXEnx86F MOlA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=N1N/VRl7IYxshCXfWBMhv9L4GKmc3hy8weZHQ7rGDVA=; b=plF+V8M/+KKc1ti0QcouTkFEEN9vYJeNhf75ADDea3B3bRRNgFQESPusn1ZiX9slNu z1rnmKow4SJT7Q/C/znaYBB9kJQQeedsJVnfGqEoH1jFK+0lW23NCsIWFhTeeYNGEtxf h+p6khs+Qy2HoCvZiuZ9e5LRr56NXxAlMZiXYx7UHTLbDtXvizoi1tEjRLWwkdQxV+Ed 4rdo9m2obBFJNrCKCJ65ijLpHh7IQIKp8HSFi7M2Nv7wH1gfnuPsN4a2KgrMkTox4hi0 ShbeN6xrmhp7dTYxCyGZPKizhF3rjoCYwgYclw3i8cvG39rKwKk/TbH7C+Ek8hNgQeiQ flsg== X-Gm-Message-State: AOAM533QoMETjVVI8VXhS0GzrA/uvx6vQm1urWbKY1AkpdD2NK0/52OQ Sw5X2jJTA5zFmuiBSz05iins X-Received: by 2002:a62:2585:0:b029:1ab:7fb7:b965 with SMTP id l127-20020a6225850000b02901ab7fb7b965mr62847150pfl.2.1609747896658; Mon, 04 Jan 2021 00:11:36 -0800 (PST) Received: from localhost.localdomain ([103.77.37.160]) by smtp.gmail.com with ESMTPSA id n7sm55051339pfn.141.2021.01.04.00.11.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 04 Jan 2021 00:11:36 -0800 (PST) From: Manivannan Sadhasivam To: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, jassisinghbrar@gmail.com Cc: viresh.kumar@linaro.org, ulf.hansson@linaro.org, bjorn.andersson@linaro.org, agross@kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH 0/5] Add APCS support for SDX55 Date: Mon, 4 Jan 2021 13:41:20 +0530 Message-Id: <20210104081125.147300-1-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Hello, This series adds APCS mailbox and clock support for SDX55. The APCS IP in SDX55 provides IPC and clock functionalities. Hence, mailbox support is added to the "qcom-apcs-ipc-mailbox" driver and a dedicated clock driver "apcs-sdx55" is added. Also, the clock to the APCS block is coming from 3 different sources: 1. Board XO 2. Fixed rate GPLL0 3. A7 PLL First source is from crystal osc, second is from GCC and third one is a separate clock source. Hence, a dedicated clk driver is added for the A7 PLL as well. Apart from the mailbox support, another intention of this series is to add the CPUFreq support to SDX55 platform. Since there is no dedicated hardware IP in SDX55 to do CPUFreq duties, this platform makes use of the clock and regulators directly via cpufreq-dt driver. The trick here is attaching the power domain to cpudev. Usually the power domains for the target device is attached in the bus driver or in the dedicated device drivers. But in this case, there is no dedicated CPUFreq driver nor a bus driver. After discussing with Viresh, I concluded that A7 PLL driver might be the best place to do this! But this decision is subject to discussion, hence added Ulf and Viresh to this series. Thanks, Mani Manivannan Sadhasivam (5): dt-bindings: mailbox: Add binding for SDX55 APCS mailbox: qcom: Add support for SDX55 APCS IPC dt-bindings: clock: Add Qualcomm A7 PLL binding clk: qcom: Add A7 PLL support clk: qcom: Add SDX55 APCS clock controller support .../devicetree/bindings/clock/qcom,a7pll.yaml | 51 ++++++ .../mailbox/qcom,apcs-kpss-global.yaml | 59 +++++-- drivers/clk/qcom/Kconfig | 17 ++ drivers/clk/qcom/Makefile | 2 + drivers/clk/qcom/a7-pll.c | 100 ++++++++++++ drivers/clk/qcom/apcs-sdx55.c | 149 ++++++++++++++++++ drivers/mailbox/qcom-apcs-ipc-mailbox.c | 5 + 7 files changed, 374 insertions(+), 9 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/qcom,a7pll.yaml create mode 100644 drivers/clk/qcom/a7-pll.c create mode 100644 drivers/clk/qcom/apcs-sdx55.c -- 2.25.1