From patchwork Tue Mar 17 22:33:50 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 45910 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f197.google.com (mail-wi0-f197.google.com [209.85.212.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 32B5521547 for ; Tue, 17 Mar 2015 22:35:31 +0000 (UTC) Received: by wivz2 with SMTP id z2sf4593926wiv.1 for ; Tue, 17 Mar 2015 15:35:30 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=7QnLhdwZZdmylBlbtxO2/u3OMF1hdRzg4BPKbX6EFL0=; b=NfrD8NX6CXK6i6MGp9K8vT6xiMvT1ELkh/EgxKo+587iOez3bQ2lHWU7ycak6+eVOb jmRKAiQV4yoUrsaDV/ddFkdNmZk9p3ZdcpmWkl83ZMqM2qfZp84xSoDuYgvqMVbNxM0Z elrbYl6Nb2pzhPQWLgF+qoBC1qwJUb0mZukB3rVvcOterI60I7EO8tZ1G0f/325p2Hem 0HBTUJJ/aANMSgx6bS/5YHV022+A0V152I8bKBrRwYtWfjnYcH3vHp3eGQqv8ydxfc68 BBdzGIrytc3bP+4jrPM0HR5atE115dMEZJu39FxrQDILXXGkbPJNJMDEZduSetyh4qyw ayYg== X-Gm-Message-State: ALoCoQljhdnvj/ogRYbtX2npxhIpVDdLvgxa5xvNfspaTwjZHWL2S5UUZHxTik3RnUgnsjSbWYnD X-Received: by 10.112.224.12 with SMTP id qy12mr10323967lbc.10.1426631730455; Tue, 17 Mar 2015 15:35:30 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.180.87.72 with SMTP id v8ls194173wiz.15.gmail; Tue, 17 Mar 2015 15:35:30 -0700 (PDT) X-Received: by 10.152.245.41 with SMTP id xl9mr44488809lac.24.1426631730067; Tue, 17 Mar 2015 15:35:30 -0700 (PDT) Received: from mail-lb0-f169.google.com (mail-lb0-f169.google.com. [209.85.217.169]) by mx.google.com with ESMTPS id he6si11554792lbb.35.2015.03.17.15.35.30 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 17 Mar 2015 15:35:30 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.169 as permitted sender) client-ip=209.85.217.169; Received: by lbcds1 with SMTP id ds1so17643613lbc.3 for ; Tue, 17 Mar 2015 15:35:30 -0700 (PDT) X-Received: by 10.152.29.68 with SMTP id i4mr12198173lah.19.1426631729972; Tue, 17 Mar 2015 15:35:29 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp798031lbj; Tue, 17 Mar 2015 15:35:29 -0700 (PDT) X-Received: by 10.66.157.231 with SMTP id wp7mr155171054pab.70.1426631700943; Tue, 17 Mar 2015 15:35:00 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f2si31927613pas.167.2015.03.17.15.34.59; Tue, 17 Mar 2015 15:35:00 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1750958AbbCQWer (ORCPT + 5 others); Tue, 17 Mar 2015 18:34:47 -0400 Received: from mail-pd0-f175.google.com ([209.85.192.175]:34712 "EHLO mail-pd0-f175.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932769AbbCQWep (ORCPT ); Tue, 17 Mar 2015 18:34:45 -0400 Received: by pdbni2 with SMTP id ni2so22501395pdb.1 for ; Tue, 17 Mar 2015 15:34:44 -0700 (PDT) X-Received: by 10.66.249.68 with SMTP id ys4mr4710687pac.82.1426631684742; Tue, 17 Mar 2015 15:34:44 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id n10sm11749880pdk.68.2015.03.17.15.34.42 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 17 Mar 2015 15:34:44 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, agross@codeaurora.org, Lina Iyer Subject: [PATCH v16 10/11] ARM: dts: qcom: Add idle state device nodes for 8064 Date: Tue, 17 Mar 2015 16:33:50 -0600 Message-Id: <1426631631-56937-11-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1426631631-56937-1-git-send-email-lina.iyer@linaro.org> References: <1426631631-56937-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.169 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle state device bindings for cpuidle support for APQ 8064. Support Standalone power collapse (SPC) idle state (power down that does not affect any SoC idle states) for each cpu. Cc: Kumar Gala Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-apq8064.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index 9fd24bc..592e985 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -23,6 +23,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_SPC>; }; cpu@1 { @@ -33,6 +34,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_SPC>; }; cpu@2 { @@ -43,6 +45,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_SPC>; }; cpu@3 { @@ -53,12 +56,23 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_SPC>; }; L2: l2-cache { compatible = "cache"; cache-level = <2>; }; + + idle-states { + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <400>; + exit-latency-us = <900>; + min-residency-us = <3000>; + }; + }; }; cpu-pmu {