From patchwork Thu Jul 25 10:41:32 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Niklas Cassel X-Patchwork-Id: 169694 Delivered-To: patch@linaro.org Received: by 2002:a92:4782:0:0:0:0:0 with SMTP id e2csp11464665ilk; Thu, 25 Jul 2019 03:42:18 -0700 (PDT) X-Google-Smtp-Source: APXvYqzRhrRzgt7DfTuYvEEY+Uz3xWTw0vUoENTWoJ01gxlg9NdaxUIM+4cyUlZwumpdatyCUGU8 X-Received: by 2002:a17:902:a9ca:: with SMTP id b10mr16478352plr.69.1564051338185; Thu, 25 Jul 2019 03:42:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564051338; cv=none; d=google.com; s=arc-20160816; b=FNH/nx5K/4PzMIyjLgblmkJhHPpvdgCAZRruOz7j+8WJ1ffEqaTrncrjDzNs12yeE2 6Y6ZqH6MH9XVk5cQpNRJ+zhtqlaOEy+ZnBqdqbDSF6/2ikjjVdVowwNj7KeEAOIhzwS6 ZoFdFBfskDbLsv2yfhNWwhdPwu2JhLK/KdqrsIXVNe5IATVHk7il0+jV70zQ8r6NkiMj ClLCjbrPWvEI6u/7+tzQb5EKPDTjjfX/kVpxOB+nKJZjZ2bXEfdkN1Ne//daH9RWAw4J EqpYnuRBW3wfSV4IiCj9okl2yael1mcdT6Y3GK0J/apO3/I4dOT9dG8JJum+PEYJVjc2 r96g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=TpKb4VV72yRVAf7yb1K/qNrZx1PQ6/zj42Sv4qoKxfU=; b=Ek8KQTTzo+Opk4eMAwl/xaReH0IGvetTKRr95TUxR8UqjFNOpGxLJAIw8FKIdbLp8x L0LTSKVRGe4ZlBPfPDjlYfSDuwWCpp1hJK5mVzwbZTGgDRyDzfiyEkNt9XVI/fy25D24 LYwzy6hjlhadU4M5mqeh223BkY/EoCtSzeTgmyHNxzgh9i4bs13oQZpnlGIsPaQDeLGi +RdAX1X9aE9jcWy4esKsmAD0Z6Va4xL3xJDcXGYvO7sMZCjGs8itr/xMaxr5nkyhBQ0r b9jjN/6p7M8wjoEFGJ6HHmHwfjNOTlwhdiqIZwKSYqi0+WkLILtBDnpVKTmRDuoOZduH BHKg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Jc4jwUeo; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g21si16471714plo.235.2019.07.25.03.42.17; Thu, 25 Jul 2019 03:42:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Jc4jwUeo; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388394AbfGYKmR (ORCPT + 15 others); Thu, 25 Jul 2019 06:42:17 -0400 Received: from mail-lf1-f65.google.com ([209.85.167.65]:40789 "EHLO mail-lf1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388380AbfGYKmQ (ORCPT ); Thu, 25 Jul 2019 06:42:16 -0400 Received: by mail-lf1-f65.google.com with SMTP id b17so34192575lff.7 for ; Thu, 25 Jul 2019 03:42:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=TpKb4VV72yRVAf7yb1K/qNrZx1PQ6/zj42Sv4qoKxfU=; b=Jc4jwUeowngvAFR3LX2W1/kDI10qMd8LfPEIU08SrKmCtk+2usu+5+U+uUsonvMdyi cloQgHAyJZVlsXpVdBZvjk9ZeuUYkRE8n0e2pVvhrRB83DD5BrCzaUd3FIPfmHXim6kz yn2RQb79KNc7N5jzwU5TXU0dYc4jyJE4/XavMRXVd0Gbv4SXQl4mrktwT3WO8YJpvAKT GaF6Mcxr8VgsTSmfXOGqry85Dpr5T+Jh3SdhOJXwgpv54sG/qwS/cQhWD9vGgUcCyseq Ce2qxwTBZr8Yc8PvgL2IeXitU3Ui86u9ckAhqpfMe54fyPKnBNGg8TsF48oiYEBAcZWh Q8HA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=TpKb4VV72yRVAf7yb1K/qNrZx1PQ6/zj42Sv4qoKxfU=; b=sCjxImXIrMYnnMGKDvQncphyiL837ulzetfv1vYv8sBogrPv6mQL/dzlj5Dx1KxBIu B7MQuAQ33DLZ06run1Qc2AcDHUeqIS2NoTEYmTLxtxtu+bMrwHJZorGyn09clEYpRacm vuqHrdhQ5yw+GEUjeLvwbIFZ4eRrZ6EGyyT12bamy5Q84me3DLw5ajex1+oRF4Yfqek8 Tx0nJM5hUlIA0c5LLN1154ol7W+Prrcusm9pWBOU+Q0SMO2GPT9BHS0u5ji2n3I5vphq KyaM7wageaKh9wqJKzsokizscz2xaWyLsRiMrB03zsvECiIcVQILiXDNVPtNTdtgwWfm 4XrQ== X-Gm-Message-State: APjAAAV9i7B4EW3CW3E5ujIMh7qyRVB9OwyUyBy6eCfaSEXq/M8VQ3Sn H7NOkBJUpxde4s4ppWSeUFfkVA== X-Received: by 2002:ac2:5336:: with SMTP id f22mr39514270lfh.180.1564051334342; Thu, 25 Jul 2019 03:42:14 -0700 (PDT) Received: from localhost.localdomain (ua-83-226-44-230.bbcust.telenor.se. [83.226.44.230]) by smtp.gmail.com with ESMTPSA id h1sm7451290lfj.21.2019.07.25.03.42.13 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256); Thu, 25 Jul 2019 03:42:13 -0700 (PDT) From: Niklas Cassel To: Andy Gross , Ilia Lin , Viresh Kumar , Nishanth Menon , Stephen Boyd Cc: linux-arm-msm@vger.kernel.org, jorge.ramirez-ortiz@linaro.org, bjorn.andersson@linaro.org, ulf.hansson@linaro.org, Niklas Cassel , Rob Herring , Rob Herring , Mark Rutland , linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 04/14] dt-bindings: cpufreq: qcom-nvmem: Make speedbin related properties optional Date: Thu, 25 Jul 2019 12:41:32 +0200 Message-Id: <20190725104144.22924-5-niklas.cassel@linaro.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190725104144.22924-1-niklas.cassel@linaro.org> References: <20190725104144.22924-1-niklas.cassel@linaro.org> MIME-Version: 1.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Not all Qualcomm platforms need to care about the speedbin efuse, nor the value blown into the speedbin efuse. Therefore, make the nvmem-cells and opp-supported-hw properties optional. Signed-off-by: Niklas Cassel Reviewed-by: Ilia Lin Reviewed-by: Rob Herring --- Changes since V1: -Picked up tags. Documentation/devicetree/bindings/opp/qcom-nvmem-cpufreq.txt | 4 ++++ 1 file changed, 4 insertions(+) -- 2.21.0 diff --git a/Documentation/devicetree/bindings/opp/qcom-nvmem-cpufreq.txt b/Documentation/devicetree/bindings/opp/qcom-nvmem-cpufreq.txt index 198441e80ba8..c5ea8b90e35d 100644 --- a/Documentation/devicetree/bindings/opp/qcom-nvmem-cpufreq.txt +++ b/Documentation/devicetree/bindings/opp/qcom-nvmem-cpufreq.txt @@ -20,6 +20,10 @@ In 'cpus' nodes: In 'operating-points-v2' table: - compatible: Should be - 'operating-points-v2-kryo-cpu' for apq8096 and msm8996. + +Optional properties: +-------------------- +In 'operating-points-v2' table: - nvmem-cells: A phandle pointing to a nvmem-cells node representing the efuse registers that has information about the speedbin that is used to select the right frequency/voltage