From patchwork Fri Mar 26 17:58:09 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 409536 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp1641680jai; Fri, 26 Mar 2021 10:59:21 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwenyK74d7m6HeqmraKD4Je+9XtJjaxSi88dJ83WOEOmAT2XyIxvgEDeYGa43rjRyNIgE75 X-Received: by 2002:a17:906:f6ce:: with SMTP id jo14mr17093603ejb.476.1616781560973; Fri, 26 Mar 2021 10:59:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616781560; cv=none; d=google.com; s=arc-20160816; b=rtmiCyyZ5vrLyzPB8W4P3IVsHiOfH4BprI94IGgT/7+4kY4yb0UXaPyn0vnwwVv1RZ IlWbeYFb6/B49rPx1WlF24ADKlqTm0cBzJ5VK9bY9voqCbwWXCTzTnBAMesPsFXddbZ5 iywtzJpIN2k3SIJQoD4bhb7hCLEDPE9yZ3lx7V8xztF8bq6GEW+JYKar3Ta9K4DF06aa aHtJgyZesiRloJJfjpInqUxR/BoFUfWMK3n9YPyf4NkEbIBlju3MCEY0rPTEoL8Kd+Qu gP8euFaagYusJcG5VEk3JB+JXRtp4PD8pxFz0a0f0v43RPjcf2hK4iu7y8HhiPqQgp+T eD/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Vt2EBjJBXCElMumS8zwBKc0QOehEP6EtoAAqvcQaqEs=; b=Cb0JbN82QGxo+VBrZx3RJv/NUUmGiJ6mED5k8YZz/MgzSqsGLvX9o5ocKE7ARtsLUa z+wq8nH7SfPHnlg0VYizQn9jmF1u/zEjbnWvaH2gSLO0Tf1CPFr77CWTvgQgAOPGsHmx YbTRpw3jwoI0biB6GXqCxbcNUL/3+ik+GvX9M4rD4kCeLGkTgfGmGveGRiux+2u2e4c5 gKpoKBkTL5MN0UBs3Iud6nEN1BTrFEy0OOwPh0Fkna45MArEciQ461zirKLEvkdVKUnN 4P8BE/0h2k29GjtULP8aRnWQ35RR4O2zZWnAOOm0WlCjQFAqt886WMZy28tgJh5t2dcK qYrA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=L5k5ZD1G; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b6si8744646ejb.254.2021.03.26.10.59.20; Fri, 26 Mar 2021 10:59:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=L5k5ZD1G; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230286AbhCZR6q (ORCPT + 17 others); Fri, 26 Mar 2021 13:58:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40578 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230299AbhCZR6S (ORCPT ); Fri, 26 Mar 2021 13:58:18 -0400 Received: from mail-lf1-x12e.google.com (mail-lf1-x12e.google.com [IPv6:2a00:1450:4864:20::12e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 57E8EC0613B1 for ; Fri, 26 Mar 2021 10:58:18 -0700 (PDT) Received: by mail-lf1-x12e.google.com with SMTP id b14so8902280lfv.8 for ; Fri, 26 Mar 2021 10:58:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Vt2EBjJBXCElMumS8zwBKc0QOehEP6EtoAAqvcQaqEs=; b=L5k5ZD1GMn27mDy/vZZPUgLF4ydicHrGp4908/9nbYRzIHWiNrUUXJaD2Kkm4XI/z8 BpwQdY9oErV/AEhTTJbPJ93scCAQy0p+LHE0UjWaWdI2geHuxs7Jn5+IX/nqYyaPJN9h APaQrnxRW8FKuR1plRwLYV3aE9P7FuEtknF/k9ur39MXuIzaRJZdn+QzGJcuHaEDszMc vVmRwOjpt/mS/Pj3HAZ9K+qE6jJB/0S8yYUXOmddgqcfHAeLT6gZb/wDPGVLx1wJ1bTP Jz7yaG5+Jxh2FjgF/2yp4Y6Np4nQDz3OLYL5czYMyMc0er5xt7SnloXh31onwCIqpqFz 1LQQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Vt2EBjJBXCElMumS8zwBKc0QOehEP6EtoAAqvcQaqEs=; b=qa/xkZ8kGnD/EPIPr+oOBEItmFXU/LuYO1Y72SJuExsmB6osPALuo0KwURULcGJFtN Htp1rhJlcl+uImYMv+Re/T1zN1m5+zqe6K2g+zRyUaEaEITuBUYJiKhxfSRgWAaMFxcm P5CLLHK6iXkkEI7n8Y+NAsa4/msGptUNa2Mn1Eu007iEdEVM3iIL1R5Gkvz8YDCDmPi5 92BtOUz2mgB5+AyjFrDaJAKSyXacSJ1PLApsGuOp9TBYkULGDwmivKMibwpw/2DiAHoi DuYui5Fs0Y1/qAw/be7Rv/KwZUCYJ77XNsDI64b0TTJC40C8nXfG834dGuJJgeRpAQ79 YAPA== X-Gm-Message-State: AOAM532KxUpRZQVP/n5dpp+KKHBRu5S9fPHUnJ2yfQe2H5lFG7OwIAkc 6AQfL05QjMm2kB7DiTb5vduQqg== X-Received: by 2002:a19:a409:: with SMTP id q9mr8441701lfc.654.1616781496908; Fri, 26 Mar 2021 10:58:16 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id f3sm1249554ljm.5.2021.03.26.10.58.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 26 Mar 2021 10:58:16 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Vinod Koul , Kishon Vijay Abraham I , Rob Herring Cc: Manu Gautam , Stephen Boyd , Jonathan Marek , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v4 7/7] arm64: dts: qcom: use dp_phy to provide clocks to dispcc Date: Fri, 26 Mar 2021 20:58:09 +0300 Message-Id: <20210326175809.2923789-8-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210326175809.2923789-1-dmitry.baryshkov@linaro.org> References: <20210326175809.2923789-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Plug dp_phy-provided clocks to display clock controller. Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm8250.dtsi | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) -- 2.30.2 diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi index 0f79e6885004..a2478bd3590a 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -2600,8 +2600,8 @@ dispcc: clock-controller@af00000 { <&dsi0_phy 1>, <&dsi1_phy 0>, <&dsi1_phy 1>, - <0>, - <0>, + <&dp_phy 0>, + <&dp_phy 1>, <0>, <0>, <0>, @@ -2614,8 +2614,8 @@ dispcc: clock-controller@af00000 { "dsi0_phy_pll_out_dsiclk", "dsi1_phy_pll_out_byteclk", "dsi1_phy_pll_out_dsiclk", - "dp_link_clk_divsel_ten", - "dp_vco_divided_clk_src_mux", + "dp_phy_pll_link_clk", + "dp_phy_pll_vco_div_clk", "dptx1_phy_pll_link_clk", "dptx1_phy_pll_vco_div_clk", "dptx2_phy_pll_link_clk",