From patchwork Wed Mar 31 15:16:14 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 412888 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp579874jai; Wed, 31 Mar 2021 08:17:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy/FGrB4a9oIk22X/H7E/u9zbRVt/D/g0qTBxiw4wH4Zt1kIFNylM3EH4JxPMaZKw2eJD1A X-Received: by 2002:a17:906:753:: with SMTP id z19mr4100524ejb.447.1617203857453; Wed, 31 Mar 2021 08:17:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617203857; cv=none; d=google.com; s=arc-20160816; b=r6spL2pIArPqtxKajSrtK8kz3f0JLsGUWyrhNPleqiUV3pDFf/9PpDc6ePeS+fsntv /6M6m+hce8zCLADEaZoFBdyRM4Pwhz+gtUykVGCD+fagXf3MyFlMCMTZKEGGdeg8D34O kunucShn5tN5IScJXnF54jUbluH3+SNrp0uTQdLPCKa2gTINo/ha9YAGWH/KGNDKJR6F kd/Owta5zMFMLKys1hyYIZiuNpcfe4z8zA0wOWn4an+IXnhcmKsQK3QooATN/Ljux0j+ rgOnjbo2dUFhNWPfyv9nFDQoBPiHCbLZlJOp+nFMjpSOu7hYoxQh0xk9q2xVUOpdV2Gt js2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=8JEZ/zA3xATlZDMJU12dOWvOdzYQeAKq+WFclP2SIzc=; b=EKxT6Rw96A4Qp0YJgVMMXaLd2YDmyQ2DXcTvdU/3HAJP6apKk9vv2botBux3K1ORCW wFgNn39ZNvky7eV/evKfJMTLh4JTlOwc6QRQI94sDsRNG9e2EvQsve8oEg8sBrmS3mrc rkAgYsWTSHbx66oOWFqeCGL8WtT9JMEWfW+LNHVSfC2KHtDjPkKUCVkPdFwb0HuL8yNu ygoJgiW9DwGJtQvDDLH5iyv/Ztz1ucjo3DxrY/GmxNfuJeg7whlT+npTY6A9EjiOewf0 dAS8/VxC2DqYKvgTZiXefzvOIPqk4chL4Y0IlCtS3yge2RPmL9pMu6dceYLgLEW2sZh4 Cx1w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=qbYcdm4x; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j26si1905057ejs.484.2021.03.31.08.17.37; Wed, 31 Mar 2021 08:17:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=qbYcdm4x; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236240AbhCaPQ7 (ORCPT + 17 others); Wed, 31 Mar 2021 11:16:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55876 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236250AbhCaPQe (ORCPT ); Wed, 31 Mar 2021 11:16:34 -0400 Received: from mail-lj1-x22f.google.com (mail-lj1-x22f.google.com [IPv6:2a00:1450:4864:20::22f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D9FEDC0613DB for ; Wed, 31 Mar 2021 08:16:32 -0700 (PDT) Received: by mail-lj1-x22f.google.com with SMTP id o16so10256710ljp.3 for ; Wed, 31 Mar 2021 08:16:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=8JEZ/zA3xATlZDMJU12dOWvOdzYQeAKq+WFclP2SIzc=; b=qbYcdm4xTGvnx8vSR5cEEzlX4QPevzbSUUiaybTSD6iZl2QMnyZPs9MgWqr/JOgHx/ Y89Pa5oGp9XxJOiPih1dMOgzyyBsMmyDRZUraap75b5n/2Eoxu9GsMoXiGPV8nANqw/7 B1m81EjGhxdhaWsbJnTyfUBFR7ZBEXXuavPmrfaQPioRwPv8THNg2ac2KavXcxE1KxI5 wzzXhdsQSq64lW+0ISVjzrO/F0xNye0qvqN75wYdL2JxjvKa4ooVm3inkx8VkvRoZ6WO 5wmzy7kYMlvY+B9N4q/5F2vEZGRufL0EFE1aV0fYuKmImfU9lYi5EeW1kn9SJn9l2W45 91Jg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=8JEZ/zA3xATlZDMJU12dOWvOdzYQeAKq+WFclP2SIzc=; b=nLSrFq1odwz3HSIpmKFIULWDvfTAMBlJE3rCmFRQxVaszW8xgO8ndCp9aVJbqTQm2s FfSZiWfLl0XncnOxbrWEmbKcHwlmRULBScLEcFKUOjQnYsR8W4P5ySzXEcdDvkSUB+p9 a61GfBouc5vFtV9pVaY6+LBXqr93I+zcZ+QQzWn50mTJb8VKtLhFz1OgzPFrIiZVX/+R dnt4YharOjHsOMyJBDCoa/6tq65tgttFF61jhLat+GF35gtCQB93mbQzk9cNf/J9iIsc JRrB7bIHk0+CQjMpqRPjGlCeyI8SYLESxaMi4UqPX3olgLmdnkfjsU25ISLzfzKFN1IN +PIw== X-Gm-Message-State: AOAM531nxexhVFWv7+4D5vgo5zTvpVJO6ISNuR02FAfSdHmjjZWV6Ncq H+jsxV2Em+ThJ38LuxWVHFJyRA== X-Received: by 2002:a2e:9b14:: with SMTP id u20mr2384835lji.463.1617203791003; Wed, 31 Mar 2021 08:16:31 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id t201sm266738lff.70.2021.03.31.08.16.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 31 Mar 2021 08:16:30 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Vinod Koul , Kishon Vijay Abraham I , Rob Herring Cc: Manu Gautam , Stephen Boyd , Jonathan Marek , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v6 7/7] arm64: dts: qcom: use dp_phy to provide clocks to dispcc Date: Wed, 31 Mar 2021 18:16:14 +0300 Message-Id: <20210331151614.3810197-8-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210331151614.3810197-1-dmitry.baryshkov@linaro.org> References: <20210331151614.3810197-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Plug dp_phy-provided clocks to display clock controller. Signed-off-by: Dmitry Baryshkov Reviewed-by: Bjorn Andersson --- arch/arm64/boot/dts/qcom/sm8250.dtsi | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) -- 2.30.2 diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi index 0f79e6885004..a2478bd3590a 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -2600,8 +2600,8 @@ dispcc: clock-controller@af00000 { <&dsi0_phy 1>, <&dsi1_phy 0>, <&dsi1_phy 1>, - <0>, - <0>, + <&dp_phy 0>, + <&dp_phy 1>, <0>, <0>, <0>, @@ -2614,8 +2614,8 @@ dispcc: clock-controller@af00000 { "dsi0_phy_pll_out_dsiclk", "dsi1_phy_pll_out_byteclk", "dsi1_phy_pll_out_dsiclk", - "dp_link_clk_divsel_ten", - "dp_vco_divided_clk_src_mux", + "dp_phy_pll_link_clk", + "dp_phy_pll_vco_div_clk", "dptx1_phy_pll_link_clk", "dptx1_phy_pll_vco_div_clk", "dptx2_phy_pll_link_clk",