From patchwork Mon Apr 5 22:47:25 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 415322 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp4049411jai; Mon, 5 Apr 2021 15:48:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxixJxknI88g05lo2G3GykXUv+62PYQc3z29tgG+1iCJnAMfzrkabCMSzs1OeJCSQXrZ4Ft X-Received: by 2002:a50:eb97:: with SMTP id y23mr34243257edr.170.1617662895189; Mon, 05 Apr 2021 15:48:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617662895; cv=none; d=google.com; s=arc-20160816; b=EUetXpnHe1Friv9NE9CDvWoTI/QDPYED7Lcy8WsTJ4AZ041n74N+gzgkNAX/jsyh22 M4tCJyT5tfvR3129KfAqsY/915yF2fww1XHz1m/lUuhNm5BvXkCUv1dDPeYgJA6AFIX/ FqQ1hsNrLzkLKYyRUgNnp4Xx2FbtvmOZHTqtKxvZK7CIiEtG0Y0mzFJdlViDHXwklzEC /zH+QVlZ5S8YNJdJdBtOxTR/92kWWAHjJfS2zKGOgUWPVWcFOqavqVdt2zresNp86VBF fu2gIqVUgEB1W/ONWOALIrmvc71t68HmMAECQTV/E+02JaSfnwuYvdFKThiVB+L1cj/B +V0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=g4vbVz3Vk/y5LMIP+O851E+3rxiE7C1EatYKf4qKoes=; b=nNQVd42oFr1g5EjUd1ENOtTSmB4MJjHzzLqmcLYrYPsJwSXUUzZYo+1ruDV4xh0ZQy kyPEeWNbWafIY0bCLEAootZvrz1d0NvPwzsGXfiqQfDhtgOTTLlPbUXiLSrwbJfHDR5f vo4Zdtr8MLx5sJHQenXnSiAXoUb7lMoRafUFL1PaHMmQOaSiG1kMqV6H1lTouzsKLcIA DFnd8S0ER7Qy75IohONUAIPFktslDkEKYnCfDRutNouB2sEkLOz0tfs4I5nwNxpfq26p B62Q/yeDMGx+wq9DKYhp52sZ/ahjaWJ49GxMXhR0lxzf4YXfyfN3T7VB9B6fkxJYukOm /yDA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="DSI4a8/A"; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p5si15112224edt.42.2021.04.05.15.48.14; Mon, 05 Apr 2021 15:48:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="DSI4a8/A"; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242873AbhDEWsG (ORCPT + 17 others); Mon, 5 Apr 2021 18:48:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36118 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242864AbhDEWsF (ORCPT ); Mon, 5 Apr 2021 18:48:05 -0400 Received: from mail-lf1-x131.google.com (mail-lf1-x131.google.com [IPv6:2a00:1450:4864:20::131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 21DA5C061788 for ; Mon, 5 Apr 2021 15:47:57 -0700 (PDT) Received: by mail-lf1-x131.google.com with SMTP id d13so19658798lfg.7 for ; Mon, 05 Apr 2021 15:47:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=g4vbVz3Vk/y5LMIP+O851E+3rxiE7C1EatYKf4qKoes=; b=DSI4a8/A09U7zHzntdDinnCff7dlHOEu7M4lKDQixQmuB98geN/Qklq5IR3MzwoGHy JElltdemSoCq06FDyE13DTBNeTXcqJlYDnLQ7oJWXH++H8/Z9b8YNTycOeISPbUsFKqR VYqRIOf5ptKejUL9NkYxZCIZ35C1Il2aMMr8+UpYkuSdHcetO8Mx0kZgG5gupFBJ2uIZ zKfr3x9yK3qMvkbd8HlIUYlld5Xju6j115+HwLjWqROBouG/ME6z22qng3xDxjXSCodb xdGmmBFhS6dr6OxR7l6IDSTw9IvOOC6KIOrb2RA5+DI9tLcxxsCRldIFDaYZGC+FhXdN btJw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=g4vbVz3Vk/y5LMIP+O851E+3rxiE7C1EatYKf4qKoes=; b=lsquOquD2M7uJpkDpUqvCuQQF8LXTlYYf5XwaRo85buoohUlkeV9vxGvHDl/5vzM58 cgqkaafxMXpg9EMjSHIeXzuudD8JqSN2xbVCDskCtHb+02E2nDu0RUl3Pyw95tN4nB8T AwATf5LQSSG8KF8NpPNLRpmjOSEcq/0Gvyj5S7vKPxH3WYzxBPZCmfPJXEdUvDEhxWmQ CX+vUB27hqcajZ0O6y5bir/jey1YkE69VNVDjrnXhjedMb6ICaQAhXgVdf0eIUZFL6pv rRNWEGJN4hSe+oNc46dfzAa43KqS11x+gc3Fk3E1/18+iVVE2MysZ4y1i8V9DlECpbdv qUwg== X-Gm-Message-State: AOAM531EDesQw2i0DhdBSd/gZYumrq/ci9yWB8O/lWJ1+OTysKRBsyVl bm2M8NWBIWPGQQfSEVf+FYQStQ== X-Received: by 2002:a19:242:: with SMTP id 63mr1107348lfc.0.1617662875716; Mon, 05 Apr 2021 15:47:55 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id 130sm213748lfg.263.2021.04.05.15.47.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 05 Apr 2021 15:47:55 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Stephen Boyd , Michael Turquette Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, Stephen Boyd Subject: [PATCH v4 15/33] clk: qcom: dispcc-sdm845: get rid of the test clock Date: Tue, 6 Apr 2021 01:47:25 +0300 Message-Id: <20210405224743.590029-16-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210405224743.590029-1-dmitry.baryshkov@linaro.org> References: <20210405224743.590029-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The test clock isn't in the bindings and apparently it's not used by anyone upstream. Remove it. Suggested-by: Stephen Boyd Signed-off-by: Dmitry Baryshkov --- drivers/clk/qcom/dispcc-sdm845.c | 11 ----------- 1 file changed, 11 deletions(-) -- 2.30.2 diff --git a/drivers/clk/qcom/dispcc-sdm845.c b/drivers/clk/qcom/dispcc-sdm845.c index aef1024c5318..735adfefc379 100644 --- a/drivers/clk/qcom/dispcc-sdm845.c +++ b/drivers/clk/qcom/dispcc-sdm845.c @@ -21,7 +21,6 @@ enum { P_BI_TCXO, - P_CORE_BI_PLL_TEST_SE, P_DISP_CC_PLL0_OUT_MAIN, P_DSI0_PHY_PLL_OUT_BYTECLK, P_DSI0_PHY_PLL_OUT_DSICLK, @@ -52,38 +51,32 @@ static const struct parent_map disp_cc_parent_map_0[] = { { P_BI_TCXO, 0 }, { P_DSI0_PHY_PLL_OUT_BYTECLK, 1 }, { P_DSI1_PHY_PLL_OUT_BYTECLK, 2 }, - { P_CORE_BI_PLL_TEST_SE, 7 }, }; static const struct clk_parent_data disp_cc_parent_data_0[] = { { .fw_name = "bi_tcxo", .name = "bi_tcxo" }, { .fw_name = "dsi0_phy_pll_out_byteclk", .name = "dsi0_phy_pll_out_byteclk" }, { .fw_name = "dsi1_phy_pll_out_byteclk", .name = "dsi1_phy_pll_out_byteclk" }, - { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" }, }; static const struct parent_map disp_cc_parent_map_1[] = { { P_BI_TCXO, 0 }, { P_DP_PHY_PLL_LINK_CLK, 1 }, { P_DP_PHY_PLL_VCO_DIV_CLK, 2 }, - { P_CORE_BI_PLL_TEST_SE, 7 }, }; static const struct clk_parent_data disp_cc_parent_data_1[] = { { .fw_name = "bi_tcxo", .name = "bi_tcxo" }, { .fw_name = "dp_link_clk_divsel_ten", .name = "dp_link_clk_divsel_ten" }, { .fw_name = "dp_vco_divided_clk_src_mux", .name = "dp_vco_divided_clk_src_mux" }, - { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" }, }; static const struct parent_map disp_cc_parent_map_2[] = { { P_BI_TCXO, 0 }, - { P_CORE_BI_PLL_TEST_SE, 7 }, }; static const struct clk_parent_data disp_cc_parent_data_2[] = { { .fw_name = "bi_tcxo", .name = "bi_tcxo" }, - { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" }, }; static const struct parent_map disp_cc_parent_map_3[] = { @@ -91,7 +84,6 @@ static const struct parent_map disp_cc_parent_map_3[] = { { P_DISP_CC_PLL0_OUT_MAIN, 1 }, { P_GPLL0_OUT_MAIN, 4 }, { P_GPLL0_OUT_MAIN_DIV, 5 }, - { P_CORE_BI_PLL_TEST_SE, 7 }, }; static const struct clk_parent_data disp_cc_parent_data_3[] = { @@ -99,21 +91,18 @@ static const struct clk_parent_data disp_cc_parent_data_3[] = { { .hw = &disp_cc_pll0.clkr.hw }, { .fw_name = "gcc_disp_gpll0_clk_src", .name = "gcc_disp_gpll0_clk_src" }, { .fw_name = "gcc_disp_gpll0_div_clk_src", .name = "gcc_disp_gpll0_div_clk_src" }, - { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" }, }; static const struct parent_map disp_cc_parent_map_4[] = { { P_BI_TCXO, 0 }, { P_DSI0_PHY_PLL_OUT_DSICLK, 1 }, { P_DSI1_PHY_PLL_OUT_DSICLK, 2 }, - { P_CORE_BI_PLL_TEST_SE, 7 }, }; static const struct clk_parent_data disp_cc_parent_data_4[] = { { .fw_name = "bi_tcxo", .name = "bi_tcxo" }, { .fw_name = "dsi0_phy_pll_out_dsiclk", .name = "dsi0_phy_pll_out_dsiclk" }, { .fw_name = "dsi1_phy_pll_out_dsiclk", .name = "dsi1_phy_pll_out_dsiclk" }, - { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" }, }; /* Return the HW recalc rate for idle use case */