From patchwork Wed Jun 30 13:31:44 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 468691 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp354323jao; Wed, 30 Jun 2021 06:32:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzoVnFeWjcvImRUPknsaRsFspd6D7VImYySCek00y/yFnKB+QjLNTBXfuP3yxT67/tXVXTE X-Received: by 2002:a05:6e02:dd2:: with SMTP id l18mr8756393ilj.34.1625059920379; Wed, 30 Jun 2021 06:32:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625059920; cv=none; d=google.com; s=arc-20160816; b=vs8fC2k1FhkGlnDAfE8RuSV/OA+s4Zoy3GixxufLx1Wsk1wV27H3WMx4VK+fclBzMh oaq2kBniqC3iibDPyXECDnm32YhN856ypKSs/EkvYb74VcI2NZAd4/66NwpyipiCdqMB tbz/AGhlV2TedpGxMMYvYc+/EBkESJSmsjeaYLRue05T3xCgm6yAWqLtiY7cqhA1ihlw Ap5qRK/CBTkpEX3qbgPLb9WQWrYFqwLJQoyEJJxb1vH/m2B0KQ3FRcjZx+7mP9GwJ7QM OH4bb6Y5WbNXtJLb1rltj2T+6QTnsnyhnUMl5baWS6a0Pe7fC8qtgNw7v60RXj4dTyAK TvXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=nNBOq0bo15wva/D2WTCq88A/17ZeZyPRomS/LrNe0ts=; b=lB6WwtSZF296zGsf+gI2dE6Qb2maAXmHlZMjl+whJG2Of9aLwkwq3D+QPGUKDDXtn6 CgXUVmWYdgvfAaupDaGIFcqsxLf+dKSIUTDVNZFNJ+6vGGyaRrK9JxDt/n0UmfIJMzR4 Tdl+bLPHuSjOGIl97Kh3gFAPgiAMc5XV/IGEZSis8VK/EoBwmlBkjBf4/7kGaafTxuX0 fIQ8UwD4HT6Q3djyDI01jR1O+2mZA9Tv/qvt6MATz6z8nKBrBy4H8fUat0sGJctSTpDh tZyMYu9H+hsgi0uoOgDx8blBwdDQu3OCVloQOvz/a2rcdSTZY0SJmP6Fr/T8wtaA16Tg DoSw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dgIY7sK4; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s9si1455631iow.41.2021.06.30.06.32.00; Wed, 30 Jun 2021 06:32:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dgIY7sK4; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234907AbhF3Ne0 (ORCPT + 17 others); Wed, 30 Jun 2021 09:34:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41930 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234913AbhF3NeX (ORCPT ); Wed, 30 Jun 2021 09:34:23 -0400 Received: from mail-lf1-x134.google.com (mail-lf1-x134.google.com [IPv6:2a00:1450:4864:20::134]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 053D2C061787 for ; Wed, 30 Jun 2021 06:31:54 -0700 (PDT) Received: by mail-lf1-x134.google.com with SMTP id t17so5231424lfq.0 for ; Wed, 30 Jun 2021 06:31:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=nNBOq0bo15wva/D2WTCq88A/17ZeZyPRomS/LrNe0ts=; b=dgIY7sK4bnZntJsFdKeuX3JSXJijisPf4DrByhje8LZyHq2IWlhKVP9ku1xgZUzpAf sJWmXN80L2edOpoIl0L+D9g1zNv3tkeyos/BqwQa07bx+5RrBdGrTiOa/TebxsbQNiv6 /NZPnfZS/AuQAyccnvHLFdjQIBN8dUXq1/waUmbVrAhiJjUClWN0IbU9EXh0dcvp3esK AUbTUloBr+crrte1LDaHE0hBUOciBT092e8iikvHXYMEHuWY8KlzOydsxPF2hfhs86id RLc2NT9iscm5unOzaEBluXFP0UbvZukVXIZDho2VFUVs7AmsMf1uin/zQ33PQw+K4oFp qXUg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=nNBOq0bo15wva/D2WTCq88A/17ZeZyPRomS/LrNe0ts=; b=NVIoYwA9sjTc15pfemrK6Q8xpEjPxNV8TGWhJMYJyqbCqUeg7TOlFj7FqJey3+eEJk x2qfO+d8xfILmIZEZAoODk2n9/kRgk+LITiXo+OG5EqCe+Sl/u8Rm5K9IZ3gS1sej3hj C3qejngZYlnYoRrUCqpfn10I4kt96QxZGh7xETk1RHw9LWIox2K8EOfUdkbpy3wIfPCD ZgjLtJe1EX+08Xdj56r5CsIffs72GZbaSZVytXgjnTq/96JG+UAl7Jlon3k8OxztP0lt yJr+JBCY+uiHnzZ8pl+rFyDB9llMcut8dc06xeAsbgE4I5fbSStDmDWigTg+OMNdKX53 yyjw== X-Gm-Message-State: AOAM531tktO6RUpdZdTOYDlwqwBvJ/ieV6PLsskVIU2leE/IJXpBMB4p u4sN5dh3UcqJCWycYxOEDeAylg== X-Received: by 2002:ac2:546b:: with SMTP id e11mr28134650lfn.282.1625059912401; Wed, 30 Jun 2021 06:31:52 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id x20sm1578098lfd.128.2021.06.30.06.31.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 30 Jun 2021 06:31:51 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Stephen Boyd , Taniya Das , Jonathan Marek , Michael Turquette Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, Bryan O'Donoghue , Mark Brown , Ulf Hansson , linux-kernel@vger.kernel.org Subject: [PATCH 1/6] dt-bindings: clock: qcom, dispcc-sm8x50: add mmcx power domain Date: Wed, 30 Jun 2021 16:31:44 +0300 Message-Id: <20210630133149.3204290-2-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210630133149.3204290-1-dmitry.baryshkov@linaro.org> References: <20210630133149.3204290-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On sm8250 dispcc requires MMCX power domain to be powered up before clock controller's registers become available. For now sm8250 was using external regulator driven by the power domain to describe this relationship. Switch into specifying power-domain and required opp-state directly. Signed-off-by: Dmitry Baryshkov --- .../bindings/clock/qcom,dispcc-sm8x50.yaml | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) -- 2.30.2 diff --git a/Documentation/devicetree/bindings/clock/qcom,dispcc-sm8x50.yaml b/Documentation/devicetree/bindings/clock/qcom,dispcc-sm8x50.yaml index 0cdf53f41f84..48d86fb34fa7 100644 --- a/Documentation/devicetree/bindings/clock/qcom,dispcc-sm8x50.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,dispcc-sm8x50.yaml @@ -55,6 +55,16 @@ properties: reg: maxItems: 1 + power-domains: + description: + A phandle and PM domain specifier for the MMCX power domain. + maxItems: 1 + + required-opps: + description: + Performance state to use for MMCX to enable register access. + maxItems: 1 + required: - compatible - reg @@ -64,6 +74,15 @@ required: - '#reset-cells' - '#power-domain-cells' +# Either both properties are present or both are absent +dependencies: + power-domains: + required: + - required-opps + required-opps: + required: + - power-domains + additionalProperties: false examples: