From patchwork Mon Jan 2 09:46:34 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 638830 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id BAEBDC46467 for ; Mon, 2 Jan 2023 09:47:44 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231567AbjABJrm (ORCPT ); Mon, 2 Jan 2023 04:47:42 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47226 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232538AbjABJrF (ORCPT ); Mon, 2 Jan 2023 04:47:05 -0500 Received: from mail-lf1-x12c.google.com (mail-lf1-x12c.google.com [IPv6:2a00:1450:4864:20::12c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3562AB4A for ; Mon, 2 Jan 2023 01:46:59 -0800 (PST) Received: by mail-lf1-x12c.google.com with SMTP id f34so40882582lfv.10 for ; Mon, 02 Jan 2023 01:46:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=72AkIAFfJkoY5e7h+zMu2iYwO8py3/WRN6cib9gd2j4=; b=Xcv1+1Graf0+LkrUab4pNJM3Lu2zFnAGbWYvrzN9GLEZqTW6sTWXdtTAmkWXz+fxbA BNfesjz76wrTR6VlXLTdrnLJZb0xFdobwtj7K4qHbR49fHrH4TSwSK8sbo1FvCGFdmXI fhX+6xHClmYqkdeCW0TOOhKVpBm1+E3G5C0ED5j+eIZcT9EDTekSY+G16jdUvk2HdfCo H4uz6TGnDGLa+VE/Ssc0NiEOCta3y2RpRujSu7LEbyW5T+Vd9Q4O24KClVEdYBNlQI/A son1cv0+3VXwdYctjClwGR9aSUqvMhpCtxabsRMX/vgidHZ7LTKZd2PdklXMj221me/j hLAA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=72AkIAFfJkoY5e7h+zMu2iYwO8py3/WRN6cib9gd2j4=; b=AzVAPjv1kptDQ/2Z1JLa+fHO0M/DF5S+3uIWjbGi8Wfg1wCy3nYLF6+V4HJdAJ8nzk qu4MFbKgEai+COn9nxNbzyHaJdqfWGyu2lnEHkOxAseVMWKdOxFmdG2YrrhaxSgtrtBF ou9nXl3LpJz8vUiAOZvgJU/jCbge+8AAwixnVnqSQVyceHf4kC6B4RJLSw7ep3OT6yUu 7H5pRXUUaR/S2I9T4zE47sjFf+rCpfY1YcKuMd2OzhZCvvtnfqv7fozkPnhTmMbDwsrF A8kfJ/Idr89zRB34aN5SSOAIXV2Os9T/xmwzjs1cCjahalRFfbEtziTRi9JOSY8Iw7cL GdSQ== X-Gm-Message-State: AFqh2kq7uIXWHkI9V5i0rZMnSWagXZTWGPjLXs0NKLlY0fsepXKMGA/u /aZAWoZyaJVVr33j9c4jRZ5kVmHUY8trbW9D X-Google-Smtp-Source: AMrXdXsVOYEmFswWu4NG8m/4j9A9TP+4UMOxMy3F2D5oR3xbJaAke/kxZN6X2/WHlsyRvR4wo82ZCQ== X-Received: by 2002:a05:6512:3e18:b0:4b5:5ceb:3caa with SMTP id i24-20020a0565123e1800b004b55ceb3caamr13056148lfv.19.1672652817232; Mon, 02 Jan 2023 01:46:57 -0800 (PST) Received: from localhost.localdomain (abxi45.neoplus.adsl.tpnet.pl. [83.9.2.45]) by smtp.gmail.com with ESMTPSA id x11-20020a0565123f8b00b004b5adb59ed5sm4382143lfa.297.2023.01.02.01.46.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Jan 2023 01:46:56 -0800 (PST) From: Konrad Dybcio To: linux-arm-msm@vger.kernel.org, andersson@kernel.org, agross@kernel.org, krzysztof.kozlowski@linaro.org Cc: marijn.suijten@somainline.org, Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 09/17] arm64: dts: qcom: sdm845: Pad addresses to 8 hex digits Date: Mon, 2 Jan 2023 10:46:34 +0100 Message-Id: <20230102094642.74254-10-konrad.dybcio@linaro.org> X-Mailer: git-send-email 2.39.0 In-Reply-To: <20230102094642.74254-1-konrad.dybcio@linaro.org> References: <20230102094642.74254-1-konrad.dybcio@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Some addresses were 7-hex-digits long, or less. Fix that. Signed-off-by: Konrad Dybcio --- v1 -> v2: No changes arch/arm64/boot/dts/qcom/sdm845.dtsi | 46 ++++++++++++++-------------- 1 file changed, 23 insertions(+), 23 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index 154f5054a200..44bb3509df62 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -2585,9 +2585,9 @@ ipa: ipa@1e40000 { iommus = <&apps_smmu 0x720 0x0>, <&apps_smmu 0x722 0x0>; - reg = <0 0x1e40000 0 0x7000>, - <0 0x1e47000 0 0x2000>, - <0 0x1e04000 0 0x2c000>; + reg = <0 0x01e40000 0 0x7000>, + <0 0x01e47000 0 0x2000>, + <0 0x01e04000 0 0x2c000>; reg-names = "ipa-reg", "ipa-shared", "gsi"; @@ -4237,16 +4237,16 @@ videocc: clock-controller@ab00000 { camss: camss@a00000 { compatible = "qcom,sdm845-camss"; - reg = <0 0xacb3000 0 0x1000>, - <0 0xacba000 0 0x1000>, - <0 0xacc8000 0 0x1000>, - <0 0xac65000 0 0x1000>, - <0 0xac66000 0 0x1000>, - <0 0xac67000 0 0x1000>, - <0 0xac68000 0 0x1000>, - <0 0xacaf000 0 0x4000>, - <0 0xacb6000 0 0x4000>, - <0 0xacc4000 0 0x4000>; + reg = <0 0x0acb3000 0 0x1000>, + <0 0x0acba000 0 0x1000>, + <0 0x0acc8000 0 0x1000>, + <0 0x0ac65000 0 0x1000>, + <0 0x0ac66000 0 0x1000>, + <0 0x0ac67000 0 0x1000>, + <0 0x0ac68000 0 0x1000>, + <0 0x0acaf000 0 0x4000>, + <0 0x0acb6000 0 0x4000>, + <0 0x0acc4000 0 0x4000>; reg-names = "csid0", "csid1", "csid2", @@ -4575,11 +4575,11 @@ mdss_dp: displayport-controller@ae90000 { status = "disabled"; compatible = "qcom,sdm845-dp"; - reg = <0 0xae90000 0 0x200>, - <0 0xae90200 0 0x200>, - <0 0xae90400 0 0x600>, - <0 0xae90a00 0 0x600>, - <0 0xae91000 0 0x600>; + reg = <0 0x0ae90000 0 0x200>, + <0 0x0ae90200 0 0x200>, + <0 0x0ae90400 0 0x600>, + <0 0x0ae90a00 0 0x600>, + <0 0x0ae91000 0 0x600>; interrupt-parent = <&mdss>; interrupts = <12>; @@ -4788,7 +4788,7 @@ dsi1_phy: phy@ae96400 { gpu: gpu@5000000 { compatible = "qcom,adreno-630.2", "qcom,adreno"; - reg = <0 0x5000000 0 0x40000>, <0 0x509e000 0 0x10>; + reg = <0 0x05000000 0 0x40000>, <0 0x509e000 0 0x10>; reg-names = "kgsl_3d0_reg_memory", "cx_mem"; /* @@ -4858,7 +4858,7 @@ opp-257000000 { adreno_smmu: iommu@5040000 { compatible = "qcom,sdm845-smmu-v2", "qcom,adreno-smmu", "qcom,smmu-v2"; - reg = <0 0x5040000 0 0x10000>; + reg = <0 0x05040000 0 0x10000>; #iommu-cells = <1>; #global-interrupts = <2>; interrupts = , @@ -4881,9 +4881,9 @@ adreno_smmu: iommu@5040000 { gmu: gmu@506a000 { compatible = "qcom,adreno-gmu-630.2", "qcom,adreno-gmu"; - reg = <0 0x506a000 0 0x30000>, - <0 0xb280000 0 0x10000>, - <0 0xb480000 0 0x10000>; + reg = <0 0x0506a000 0 0x30000>, + <0 0x0b280000 0 0x10000>, + <0 0x0b480000 0 0x10000>; reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq"; interrupts = ,