From patchwork Thu Mar 21 11:16:23 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 781643 Received: from mail-qv1-f49.google.com (mail-qv1-f49.google.com [209.85.219.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7947C57302 for ; Thu, 21 Mar 2024 11:22:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711020168; cv=none; b=s9MGJBBzNnnO8v9wzV2nTs5g8ANA0UrCTc9p6vCpunIBhFjuu2j145HMYJVhUEZKJWsUu4LAsYYywH6xcePDaeFKtEDwIexcC2JQ3+jc14RPAAcrELF+FCERoJ2oYwtaida+GfP7aTk4jL+O8VSEYhhovTSYbUCActBiz3nO0I8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711020168; c=relaxed/simple; bh=YRWj7tUuWaozGIBwXID8VtXGQiJ2rzifS+2Bco4hG08=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Q/KwMVmIAVdVcXTvm4lnadkIXqkWX2qIztdLrY3pzKElb4+zfdLdNZabV9HhNr9LMal93oztuY2uDwXEL6zQ1ElhInFiNXBus61BSmwA/Yor9xHHvc61OJJ4tKc5otExNTV8wD4edFawm7ZCU4zMvvgTkdD41gS56uIMYagyI7o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=VuKTwStw; arc=none smtp.client-ip=209.85.219.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="VuKTwStw" Received: by mail-qv1-f49.google.com with SMTP id 6a1803df08f44-69625f89aa2so7708166d6.3 for ; Thu, 21 Mar 2024 04:22:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1711020165; x=1711624965; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=MKov5O1lFAGwk/wL55gxbWjBq9FqkMhV/kf6YNRLDok=; b=VuKTwStwV00XyC+fGxVfyAJ2ibm6RFpg2RVl9AVo+6q8M/Ym4ZZUuB4O4scU4Q55cM CT1Ir7vYDWz0KHfaH0V93PAmmJ4HxcCAG9SMiPfdoLiNk4zuj0F0MkJpOPT+JeuiFmel Dx+BIep1UFCVueFvC9/AveAXhH2Ko5T/ujKe42sVQoLP1R/g9YZOt5GzT0rYBBjnNCmw Vnq69Z5KJb0qDScvkGqlLJLKM8Y9pcqiYgdw7TaEOWmmNEVr85xFhc3qHFuEKQpJnDbt +rvRA+nsHAwtmArCYYPt9ZBkPlulbiiPbnsm0QCS/lBcW431DOrdz85gucqgJYa/hIcC pjfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711020165; x=1711624965; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MKov5O1lFAGwk/wL55gxbWjBq9FqkMhV/kf6YNRLDok=; b=iowWwW37P/S7MaiYvkS3hoX4koSgwlyl66SaJgTuB+53NhNU2gGFuSQI8A7C/x0QFw 1Sn05Fgs/Akypn3T4lYwJZqDLnoPa28XeFCv5jq4OO2Fqvj6yiYOXrs2ABDE/GsiHkjc yona8cPANsj1hlp8O1UPZzZqA7klosWlk3gB+9ObV9uu0TcF6MzBTvY6wLCkaSoD2du5 SMF7IKuxJTHKCP9nc2aMWJUbc9stbV/TaFyOHe1qWKBz6L0GLDFuEw/hncJAauSgXtsF vJaqUxxZwh+Kn5cS2ybKDzMwG0nWJO1Kf/SF9iMZsQHwFYDCpLSYRn5WX3MwUj4pF8lS 8cUA== X-Gm-Message-State: AOJu0YzX5xc2ayqGlmQB2TKH4Y9zD7zU1lKXkcaeON7ib27uUW3zbtj6 jpDURFr4bpyGAZYc/t2HWarAFThJes9QX2yYJ8wiW1i0Dg1zDCfJ9OKlbCHGbz55Iag98Jnsx4Q = X-Google-Smtp-Source: AGHT+IFEF9zGB/LdeZhJbbnFlyxqqaJFUZ7TW2VrIUFAnJy5wTVwAoPqE1PhloEVUkpQfD6YLYxRjA== X-Received: by 2002:a05:6a20:4e28:b0:1a3:50be:b3bb with SMTP id gk40-20020a056a204e2800b001a350beb3bbmr3542415pzb.53.1711019809214; Thu, 21 Mar 2024 04:16:49 -0700 (PDT) Received: from [127.0.1.1] ([2409:40f4:102b:a64b:d832:a82a:837c:6d3]) by smtp.gmail.com with ESMTPSA id ka6-20020a056a00938600b006e7324d32bbsm5531120pfb.122.2024.03.21.04.16.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 Mar 2024 04:16:48 -0700 (PDT) From: Manivannan Sadhasivam Date: Thu, 21 Mar 2024 16:46:23 +0530 Subject: [PATCH v2 03/21] arm64: dts: qcom: sm8150: Add PCIe bridge node Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240321-pcie-qcom-bridge-dts-v2-3-1eb790c53e43@linaro.org> References: <20240321-pcie-qcom-bridge-dts-v2-0-1eb790c53e43@linaro.org> In-Reply-To: <20240321-pcie-qcom-bridge-dts-v2-0-1eb790c53e43@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org, Rob Herring Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=1249; i=manivannan.sadhasivam@linaro.org; h=from:subject:message-id; bh=YRWj7tUuWaozGIBwXID8VtXGQiJ2rzifS+2Bco4hG08=; b=owEBbQGS/pANAwAKAVWfEeb+kc71AcsmYgBl/BcJJxAyVnzVSonO4oMAUO+Ag2f2+i0I0Vglr D3M3ea0HX+JATMEAAEKAB0WIQRnpUMqgUjL2KRYJ5dVnxHm/pHO9QUCZfwXCQAKCRBVnxHm/pHO 9dFSCACSscUDSAGMxHspwNenzJ2yAY3/YhnjNqPcuON1yIn5KEMU4NcL85gsz5ggk1DmBND5arp QnsacCfTvv8ouytMnA212VVS785S8U4vfNepNYiRyu/sU0pPGf+FNyGucNr6+N3DqeArGAQElXk K1JKIfDKiR/PLo+2pi2GSoPefirnf+ihJlV+ZEQe/l8QJJdbfV3LsmvW9RgXtSaVkJS3V7z9F5Q 1cc6NSQcDbL0dSewn5GvYENeBluWKlL3OGjwPacgL2GoUyrosu2i210TQT3EAbjVsDSSkfGrHeK ETFVXUv/Zkiczln/g4rNtXe79CaE09LIGMpQfUL3Ftu9UDzq X-Developer-Key: i=manivannan.sadhasivam@linaro.org; a=openpgp; fpr=C668AEC3C3188E4C611465E7488550E901166008 On Qcom SoCs, the PCIe host bridge is connected to a single PCIe bridge for each controller instance. Hence, add a node to represent the bridge. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/qcom/sm8150.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qcom/sm8150.dtsi index a35c0852b5a1..ff22e4346660 100644 --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi @@ -1901,6 +1901,16 @@ pcie0: pcie@1c00000 { pinctrl-0 = <&pcie0_default_state>; status = "disabled"; + + pcie@0 { + device_type = "pci"; + reg = <0x0 0x0 0x0 0x0 0x0>; + bus-range = <0x01 0xff>; + + #address-cells = <3>; + #size-cells = <2>; + ranges; + }; }; pcie0_phy: phy@1c06000 { @@ -2011,6 +2021,16 @@ pcie1: pcie@1c08000 { pinctrl-0 = <&pcie1_default_state>; status = "disabled"; + + pcie@0 { + device_type = "pci"; + reg = <0x0 0x0 0x0 0x0 0x0>; + bus-range = <0x01 0xff>; + + #address-cells = <3>; + #size-cells = <2>; + ranges; + }; }; pcie1_phy: phy@1c0e000 {