From patchwork Sat Dec 3 09:15:15 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 631144 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 52F9EC47090 for ; Sat, 3 Dec 2022 09:15:31 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229872AbiLCJP3 (ORCPT ); Sat, 3 Dec 2022 04:15:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59102 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231571AbiLCJP2 (ORCPT ); Sat, 3 Dec 2022 04:15:28 -0500 Received: from mail-lf1-x132.google.com (mail-lf1-x132.google.com [IPv6:2a00:1450:4864:20::132]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id ACA225C0D5 for ; Sat, 3 Dec 2022 01:15:27 -0800 (PST) Received: by mail-lf1-x132.google.com with SMTP id p36so6585642lfa.12 for ; Sat, 03 Dec 2022 01:15:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zufFwP7/DkjBWKjq80SuEipUEPZxE2AAKa9AEeewJQQ=; b=lkLTgeXkDyJTJUCtKxUW7LL9rAkZQYQ579FKCCEONchRdTuWuUQ0+1sE0uV8vfYLx6 DcaU6BgjCT5NLSyEh9s8UuJ4O3CTOMtVuqB4W+l7E+g+X2ZKUHbMRUToNhs6JFl+d3su 2YmDFMVvMwzBRVC9gsklSO2eYgphdpj3yf4O/Qe/CtbVDu/PZ4DR9sfFMBnzv0eCKwPd X53XVqBTYQA5RwlLataQpSZLDDDJKl72Fg5bNNAG0/II8DZrzjk+nOtQCwhubYwyM3ZY aoAxN5y7pvDgvdjcMlxEpXj9hGfxObdI5W62SZFb+QkCBS+OiK74mAwwrBiZCwLLRyTy b2ZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=zufFwP7/DkjBWKjq80SuEipUEPZxE2AAKa9AEeewJQQ=; b=aQTcRFcWuobBj7woVDFxDemney/haZgkeelki1dWUxNNZ4Q8Q64k8XnZQ5cg1hyKVD GrxOGX/vduqnzmGLRE+v8l32Im4EE1zghHMevbb0+FWbL7YQBWVV7jR10dGDDsTOeeHM 0G4COnI/bIHjc3duibFf2BTJHEalhW3vsU3DfMAXWG+Zq7HIZqXkDuhSkzhUQFQuwCeJ 88Ty7t97N5V0+ONMA+xvWigTSYU2G+HUvEZ4xeAyS5FLN7tdV3h//F+dTHYhUUPHBeMV WoqQZX/eye4ZNWFQkVqVG+wH1M8jUVVijT7Da3VkFBYQF+wOvw50MA8yqlXQ7Xppnm3s M38w== X-Gm-Message-State: ANoB5plTqDwfqWwjStKqQIFgBumUBMb5tY4QKZceYsY5vYQfd/x4s0T4 cv4a9m/8om9zzB7fpK1xWJCe0SICoT4stGAS X-Google-Smtp-Source: AA0mqf4PYCrX4EYmV2MZKCuj7dvyzgiUxvkGN/P2u2gCkfMnf/Ax3KB1SAJ+j+lzCKZYG4G+iTnFzg== X-Received: by 2002:ac2:5e9e:0:b0:4b4:b07c:b953 with SMTP id b30-20020ac25e9e000000b004b4b07cb953mr17226674lfq.565.1670058925804; Sat, 03 Dec 2022 01:15:25 -0800 (PST) Received: from Fecusia.lan (c-05d8225c.014-348-6c756e10.bbcust.telenor.se. [92.34.216.5]) by smtp.gmail.com with ESMTPSA id v4-20020a2ea604000000b0026dce0a5ca9sm800132ljp.70.2022.12.03.01.15.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 03 Dec 2022 01:15:25 -0800 (PST) From: Linus Walleij To: linux-crypto@vger.kernel.org, Herbert Xu , "David S . Miller" Cc: phone-devel@vger.kernel.org, Stefan Hansson , Lionel Debieve , Maxime Coquelin , Alexandre Torgue , Linus Walleij , devicetree@vger.kernel.org, Rob Herring , Krzysztof Kozlowski , Krzysztof Kozlowski Subject: [PATCH v3 1/4] dt-bindings: crypto: Let STM32 define Ux500 CRYP Date: Sat, 3 Dec 2022 10:15:15 +0100 Message-Id: <20221203091518.3235950-2-linus.walleij@linaro.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221203091518.3235950-1-linus.walleij@linaro.org> References: <20221203091518.3235950-1-linus.walleij@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org This adds device tree bindings for the Ux500 CRYP block as a compatible in the STM32 CRYP bindings. The Ux500 CRYP binding has been used for ages in the kernel device tree for Ux500 but was never documented, so fill in the gap by making it a sibling of the STM32 CRYP block, which is what it is. The relationship to the existing STM32 CRYP block is pretty obvious when looking at the register map, and I have written patches to reuse the STM32 CRYP driver on the Ux500. The two properties added are DMA channels and power domain. Power domains are a generic SoC feature and the STM32 variant also has DMA channels. Cc: devicetree@vger.kernel.org Cc: Rob Herring Cc: Krzysztof Kozlowski Cc: Lionel Debieve Cc: Maxime Coquelin Cc: Alexandre Torgue Acked-by: Krzysztof Kozlowski Signed-off-by: Linus Walleij --- ChangeLog v2->v3: - Collect Krzysztof's ACK. ChangeLog v1->v2: - Drop the second (new) example. --- .../bindings/crypto/st,stm32-cryp.yaml | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/Documentation/devicetree/bindings/crypto/st,stm32-cryp.yaml b/Documentation/devicetree/bindings/crypto/st,stm32-cryp.yaml index ed23bf94a8e0..6759c5bf3e57 100644 --- a/Documentation/devicetree/bindings/crypto/st,stm32-cryp.yaml +++ b/Documentation/devicetree/bindings/crypto/st,stm32-cryp.yaml @@ -6,12 +6,18 @@ $schema: http://devicetree.org/meta-schemas/core.yaml# title: STMicroelectronics STM32 CRYP bindings +description: The STM32 CRYP block is built on the CRYP block found in + the STn8820 SoC introduced in 2007, and subsequently used in the U8500 + SoC in 2010. + maintainers: - Lionel Debieve properties: compatible: enum: + - st,stn8820-cryp + - stericsson,ux500-cryp - st,stm32f756-cryp - st,stm32mp1-cryp @@ -27,6 +33,19 @@ properties: resets: maxItems: 1 + dmas: + items: + - description: mem2cryp DMA channel + - description: cryp2mem DMA channel + + dma-names: + items: + - const: mem2cryp + - const: cryp2mem + + power-domains: + maxItems: 1 + required: - compatible - reg