From patchwork Mon Dec 17 09:46:17 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jorge Ramirez-Ortiz X-Patchwork-Id: 153960 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp2265685ljp; Mon, 17 Dec 2018 01:46:38 -0800 (PST) X-Google-Smtp-Source: AFSGD/VpOD1mMOQo4RKTUm/QSpImiQMOX7zu+APBZUnlPULtI7dR0cWb23eWD85II0aRG3l+KxqZ X-Received: by 2002:a62:d148:: with SMTP id t8mr12589721pfl.52.1545039998446; Mon, 17 Dec 2018 01:46:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545039998; cv=none; d=google.com; s=arc-20160816; b=NyVsTlGfv1p8XLIARLxJuvIYQ9fiFaBNaGB/SmUhFx2oMNUL6yeShHt8MuZNpAqSMU hM/8/tuvoaTakpS9O0Uo9VaKDpHrNShocCKV5emwvaY5/2ulDrXkI7nOcWRIEID0BQKD OflLe7T+mcxfiGZ3F/UbaH8Pe50iiFjAActGNQ+ZO53CFbWdQG+7G3qsqC7CErCc8zkK dnuXkYo5CB+CzSeHwNzebi10Kn4a1HkG4NOeGTXFV0Tff4Hq5dXa0dj/wEYqYlOxyLNq NMuB/qbCSK4185Ip0u3u5c61WyQnicIt3JxEp351o0JD8lVKQNovYKGLUKWaYQk6/kZ1 4ZiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=XTyfhH2eCsCUKpKWC/aZRLTEDIsgmMe1VvDgoS4i9HU=; b=BOYC9lnk13OkgjuaSdllNmxup/7jBxy2R+8IkcBHyehJuJpx1WJ9UrrhhfBoF2fbBg GbEOm3pB9TYtHsJneMkwEurDT63dODxLkUFBW8Jw4U2nKoYjQHeDRjXkGSZmChVXGL2w YsMWUpK8QIu1E/6yedMsqU5g/drhj4I++3rxWZEmf3jGFahLGxLmIk5EpNPcj10tNUdo 3nbmBaq7Owk6DCe8/EdiJcMLgNkbLvAqX76aWkgzxcw5v1Sw205rWkOCz5ca3rntxqTb BG61AYaAQkdGETK9OPvUV4gn5+sTc7EfW4Iz3AD8lcJVvkzVUCaoiNjr55m04JX/QmTE 5IcA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="B/QfC1Nt"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r6si10675812pli.248.2018.12.17.01.46.38; Mon, 17 Dec 2018 01:46:38 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="B/QfC1Nt"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732035AbeLQJqh (ORCPT + 6 others); Mon, 17 Dec 2018 04:46:37 -0500 Received: from mail-wm1-f65.google.com ([209.85.128.65]:40865 "EHLO mail-wm1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727052AbeLQJqh (ORCPT ); Mon, 17 Dec 2018 04:46:37 -0500 Received: by mail-wm1-f65.google.com with SMTP id q26so11843427wmf.5 for ; Mon, 17 Dec 2018 01:46:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=XTyfhH2eCsCUKpKWC/aZRLTEDIsgmMe1VvDgoS4i9HU=; b=B/QfC1Ntfl4nY7T5Ah71k0VxA8CeWBU9RJGKuCDjBT8nEf32NMQDD0miFWCBPZNtH9 CkUzZnZa5o/ZFxgIsNCud6MH9mZHUt4bzrW+XhDnYnXckAdgbPXev4FJnBSwgnfAcCZ1 9/8u/V75gltfZ09z1QmBvRX1Unpi8Bn4TIQPI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=XTyfhH2eCsCUKpKWC/aZRLTEDIsgmMe1VvDgoS4i9HU=; b=AQQRa1W8GFViOrNK/bYTnPwW3rvUsCJOoE4zHveLwoCqejgG8ehD0x40vQQDW543Ro rPDPIL5S5kHMBenJvjMhS4H5TNcPEBrVJA0CGyVPErbH79ByuUXXIIeEUBCPk+FBO1Pv raEea59hfF8Jx3Qk2vmqIlRSXLfrVlZVMlBwkUpfRzVLahaudPxK4uUQGuMpFpg0lYJz FsEi3r75k/TJEPyvJrT1DLUQFjqaAbRje1R/pF071v05uYngsJDmQUGmLTiP0i1rOlcq o1NQDnvWjQTQg+I2uG0OoFXcqlnJfiq0nxd3kSuiWEZfsrzPLh7FfY3g8ds7B5uiT8GP 7qOA== X-Gm-Message-State: AA+aEWaNt/8ePdI+M57jXuAQ/x4ojtM6hsvmquPXkuhKhlZOfkgdkdCu /V8VreyupJ4li69wPDjLN+WSRQ== X-Received: by 2002:a1c:19c2:: with SMTP id 185mr9154002wmz.8.1545039995231; Mon, 17 Dec 2018 01:46:35 -0800 (PST) Received: from localhost.localdomain (58.red-81-47-145.staticip.rima-tde.net. [81.47.145.58]) by smtp.gmail.com with ESMTPSA id h12sm28878113wma.48.2018.12.17.01.46.33 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 17 Dec 2018 01:46:34 -0800 (PST) From: Jorge Ramirez-Ortiz To: jorge.ramirez-ortiz@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, andy.gross@linaro.org, david.brown@linaro.org, sboyd@kernel.org, will.deacon@arm.com, mturquette@baylibre.com, jassisinghbrar@gmail.com Cc: bjorn.andersson@linaro.org, vkoul@kernel.org, niklas.cassel@linaro.org, sibis@codeaurora.org, georgi.djakov@linaro.org, arnd@arndb.de, horms+renesas@verge.net.au, heiko@sntech.de, enric.balletbo@collabora.com, jagan@amarulasolutions.com, olof@lixom.net, amit.kucheria@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH 00/13] Support CPU frequency scaling on QCS404 Date: Mon, 17 Dec 2018 10:46:17 +0100 Message-Id: <1545039990-19984-1-git-send-email-jorge.ramirez-ortiz@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The following patchset enables CPU frequency scaling support on the QCS404. Patch 8 "clk: qcom: hfpll: CLK_IGNORE_UNUSED" is a bit controversial; in this platform, this PLL provides the clock signal to a CPU core. But in others it might not. I opted for the minimal ammount of changes without affecting the default functionality: simply bypassing the COMMON_CLK_DISABLE_UNUSED framework and letting the firwmare chose whether to enable or disable the clock at boot. However maybe a DT property and marking the clock as critical would be more appropriate for this PLL. I'd appreciate the maintainer's input on this topic. Co-developed-by: Niklas Cassel Signed-off-by: Niklas Cassel Signed-off-by: Jorge Ramirez-Ortiz Jorge Ramirez-Ortiz (13): clk: qcom: gcc: limit GPLL0_AO_OUT operating frequency mbox: qcom: add APCS child device for QCS404 mbox: qcom: replace integer with valid macro dt-bindings: mailbox: qcom: Add clock-name optional property clk: qcom: apcs-msm8916: get parent clock names from DT clk: qcom: hfpll: get parent clock names from DT clk: qcom: hfpll: register as clock provider clk: qcom: hfpll: CLK_IGNORE_UNUSED arm64: dts: qcom: qcs404: Add OPP table arm64: dts: qcom: qcs404: Add HFPLL node arm64: dts: qcom: qcs404: Add the clocks for APCS mux/divider arm64: dts: qcom: qcs404: Add cpufreq support arm64: defconfig: Enable HFPLL .../bindings/mailbox/qcom,apcs-kpss-global.txt | 21 +++++++++++++ arch/arm64/boot/dts/qcom/qcs404.dtsi | 35 ++++++++++++++++++++++ arch/arm64/configs/defconfig | 1 + drivers/clk/qcom/apcs-msm8916.c | 33 ++++++++++++++------ drivers/clk/qcom/gcc-qcs404.c | 6 ++++ drivers/clk/qcom/hfpll.c | 19 +++++++++++- drivers/mailbox/qcom-apcs-ipc-mailbox.c | 21 ++++++++----- 7 files changed, 118 insertions(+), 18 deletions(-) -- 2.7.4 Reviewed-by: Bjorn Andersson Reviewed-by: Bjorn Andersson