From patchwork Mon Aug 17 13:40:08 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Grzegorz Jaszczyk X-Patchwork-Id: 247786 Delivered-To: patch@linaro.org Received: by 2002:a92:cc90:0:0:0:0:0 with SMTP id x16csp2645374ilo; Mon, 17 Aug 2020 06:41:46 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyZf46hCRzGBNlgFBmUxSbhFS7bzeOfEWvMUFu+nlJmNf7sgmKnDjGF8NuDHuuuOKoCFLJi X-Received: by 2002:a17:906:938f:: with SMTP id l15mr15935939ejx.539.1597671705937; Mon, 17 Aug 2020 06:41:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1597671705; cv=none; d=google.com; s=arc-20160816; b=eVHoyQVqbZ/TukPuwKs97rG9bJ/mWU9hK4GxvfPUjyKkwXSDK3XVqs/r43SIAOw9iK piAASFG/+EwGyrPP9Uo8uppP/7E0yBTVYG/kX57UImElGXDJFqG4Pzd7FTXCGTxp2k80 5H5OVpzxLjhWwnbSLhAsyJDCzpBE21gE513aOwNVRIrO7aW9XCjBkkv0MKZ2yGXETCjG yKFKoNPoy2cwJjqg0zshCThYqh+lBxcDfxCd7YhE/Z9S2LuO+mByTir3HbPjH6R00/zR 90Uv7TxSKayovKOvI3sFnlqASdcQprLSEXp296J85m7+AoseH0KaxAD1WlyknquXjSzc d9Ag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=m+ousw4fXr79+y3y64jWSrgKPSzonc7IxBJ1mGORPXc=; b=0l6AFHHGw9InOs+VOW+X75HDYKmbrT6zkRxcGMI/CeL/MCwaChKQHN/NZ0BmV+RsY4 bDXc4WbUw4UrxOYTXc4nysW+DgHLdIdUTPvep9ws7LuXiLqqbNW/YUiSEjtSByekGD1p UOD/PTZ4IdDvW0Tx8yj58a89mRAsqrby/pM9l2+xejA7GBSv9CrcvPjQvslkYr3bLYew vvJ9Ei7xjv87Rx5dhdxf8psdseqmj/pG9JuxIists/1Lquc1DeMXCw3z/5HpNlck6W2t D4uyZ3OcFk55AXsH8505z+JpnB77d/0+xFXg3YUs33kr76rlrg2IsqoeC8ni7hItZybO hPHA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TEppYqF1; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id oj20si10600232ejb.591.2020.08.17.06.41.45; Mon, 17 Aug 2020 06:41:45 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TEppYqF1; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728643AbgHQNlo (ORCPT + 6 others); Mon, 17 Aug 2020 09:41:44 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45134 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728638AbgHQNk4 (ORCPT ); Mon, 17 Aug 2020 09:40:56 -0400 Received: from mail-lj1-x243.google.com (mail-lj1-x243.google.com [IPv6:2a00:1450:4864:20::243]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DF8F8C061342 for ; Mon, 17 Aug 2020 06:40:50 -0700 (PDT) Received: by mail-lj1-x243.google.com with SMTP id 185so17483915ljj.7 for ; Mon, 17 Aug 2020 06:40:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=m+ousw4fXr79+y3y64jWSrgKPSzonc7IxBJ1mGORPXc=; b=TEppYqF1eUfSax+aIvKd0LAUnTJWiokA4qC4Xpz2SYDaqKl5E7Sak8XoxxT4cWWViC JzKjRvb2mIubhps5A5g6PvyMSVLUkkRNx+mtvF3nrwtZ9eRm/Qxj4vaAaFaIV3pAOGj2 Fe75HXYQwFsThowTlTbsAonowIKHGsT2mSRuLWOXOPw7VYsTVrGHHK+CxbA7ZG351aTk 0nl5OT5UjgVUR7ecO8HrzWsfn/RWr+L2lX6wz2aqs7sZB34Hzsn4LNdcC6PXD9PzvoE3 ipojH8izMRvbA0svEpxiKXr6Wobptv/9JrDkGUzSNQ6dyFyQpC+tvOZbE0iMVzy9hrYh M6Pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=m+ousw4fXr79+y3y64jWSrgKPSzonc7IxBJ1mGORPXc=; b=LjayW4bRbDHijymJrcAogKgKlXmYc94w2KYYWHvylklpAgbm4U6xVytFkwKsgAD8hj 9snwvw3+OF3NU6nljfibxosA01kAPYvTs0AYaxjj8vFn5xAQ/g+ojKrOEhKTqUkj0gAq fpYo7AEca+IhIVt1rqU0LuxV0u8NcXU8iPK/lxx78cX0q9NlgxbTPJu/hXejgB/ovQJV 1HSy41BjcVEqFq1fFVFQcUQlVlLYF8Uf/w8cOG5z4z0qawRgCIwiPJk23dsfyQHJx1iS Xr0e0jw9eXhUW2eo64tDzUb2S/qp+5DQp6+ahUP4h/PDP1DvT8/oi5BwO/ML4kUzhUk/ qBwA== X-Gm-Message-State: AOAM532FJkpzn9KR64mFlmoxf1zgI0d+mXI7ORqYWoHo94HizAFcyShE yzLOHn3ZQLZ8fdJEjmQd8SQZVA== X-Received: by 2002:a2e:5301:: with SMTP id h1mr6111553ljb.147.1597671646924; Mon, 17 Aug 2020 06:40:46 -0700 (PDT) Received: from gilgamesh.semihalf.com (193-106-246-138.noc.fibertech.net.pl. [193.106.246.138]) by smtp.gmail.com with ESMTPSA id g22sm3443791lja.29.2020.08.17.06.40.45 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Mon, 17 Aug 2020 06:40:46 -0700 (PDT) From: Grzegorz Jaszczyk To: tglx@linutronix.de, jason@lakedaemon.net, maz@kernel.org, s-anna@ti.com Cc: grzegorz.jaszczyk@linaro.org, robh+dt@kernel.org, lee.jones@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org, david@lechnology.com, praneeth@ti.com Subject: [PATCH v5 0/5] Add TI PRUSS Local Interrupt Controller IRQChip driver Date: Mon, 17 Aug 2020 15:40:08 +0200 Message-Id: <1597671613-20879-1-git-send-email-grzegorz.jaszczyk@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Hi All, The following is a v4 version of the series [1-4] that adds an IRQChip driver for the local interrupt controller present within a Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) present on a number of TI SoCs including OMAP architecture based AM335x, AM437x, AM57xx SoCs, Keystone 2 architecture based 66AK2G SoCs, Davinci architecture based OMAP-L138/DA850 SoCs and the latest K3 architecture based AM65x and J721E SoCs. Please see the v1 cover-letter [1] for details about the features of this interrupt controller. More details can be found in any of the supported SoC TRMs. Eg: Chapter 30.1.6 of AM5728 TRM [5] Please see the individual patches for exact changes in each patch, following are the main changes from v4: - Update dt-binding description (no functional changes). - Use more meaningful define/variable names, drop redundant error messages, fix error handling in case of irq == 0 (patch #2). [1] https://patchwork.kernel.org/cover/11034561/ [2] https://patchwork.kernel.org/cover/11069749/ [3] https://patchwork.kernel.org/cover/11639055/ [4] https://patchwork.kernel.org/cover/11688727/ [5] http://www.ti.com/lit/pdf/spruhz6 Best regards Grzegorz David Lechner (1): irqchip/irq-pruss-intc: Implement irq_{get,set}_irqchip_state ops Grzegorz Jaszczyk (1): irqchip/irq-pruss-intc: Add a PRUSS irqchip driver for PRUSS interrupts Suman Anna (3): dt-bindings: irqchip: Add PRU-ICSS interrupt controller bindings irqchip/irq-pruss-intc: Add logic for handling reserved interrupts irqchip/irq-pruss-intc: Add support for ICSSG INTC on K3 SoCs .../interrupt-controller/ti,pruss-intc.yaml | 158 +++++ drivers/irqchip/Kconfig | 10 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-pruss-intc.c | 658 +++++++++++++++++++++ 4 files changed, 827 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,pruss-intc.yaml create mode 100644 drivers/irqchip/irq-pruss-intc.c -- 2.7.4 Reviewed-by: Rob Herring