From patchwork Mon Dec 10 13:56:29 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 153263 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp3588406ljp; Mon, 10 Dec 2018 05:56:39 -0800 (PST) X-Google-Smtp-Source: AFSGD/UXO5pGXq3yRDt8OyS2gE/SqPfdfco13M4Uk94mzw3ujoiUzanpgn0Wu7BfdZQbL4dd+Ib7 X-Received: by 2002:a65:484c:: with SMTP id i12mr10862454pgs.309.1544450199479; Mon, 10 Dec 2018 05:56:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544450199; cv=none; d=google.com; s=arc-20160816; b=gf2q2MmU1WmTd9rbZYWDf4nVumZ9Oomfyue5Em7riT4l69JdsXt1kgUwWseqwwG0KM nwyS+im7pqbLSeGGULMTR8dbuLdckqaWeTncDcgqzQiJZ2mP7QwuApByVTOzTlsRd8uu 2UO96BYtJpjkdiO+rVyY630e8jy9tJDQ5HDGqTPMDkERgZhVVKcwPYQffUCcB9Bt1mmC WdYlbZWI7+Jt01ly6+W8gEgHFX+vy0OITJ2njBtyS7S90mN+RWFDo50UJI3Zb1XgLdPB Z4tPxn4IAKRDJot1pBNXC+pZJ7sC6IMJcoKhAqBDPwIirQ8MSKkAUoGXrig/c9XtY/A8 JTZw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=2dExJ0toU00K+yN1m9CdYu6ruq4gSdWk6SPmLbPLaKg=; b=laYNFozu8FXpAbMyEDR1vfSs5exbRGPMkdQttisDeTn+rlan18IzN4UfOsC+2krg8C AUHTdxe1ZK9J804ihb3qCPPuvb6OO4Rz/NVyT3S9ZjXImJCNiLVyHMfySRwnB+oVAKjB zcgCt96iqTvbI8yaoNY9MkG/ZSzMF3XiPN84JdiwZsxo0KQNfkrBJ3fIHXyZqZCx17Ek 9PMnxX2HpLhZ+vxChIImI4uQpoVeetFLBXHz74PHZATkd/2XTxpuZE1OD3HpaTWFNo3X U0BDdFCjsVq3cHGFrncv/15Q3YMJnbHsJ2fbSwJZhwUMwx+evCYWcRQ4TtA3BlcLD5bI QQfw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=A4lsnW+x; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l184si9376809pgd.523.2018.12.10.05.56.39; Mon, 10 Dec 2018 05:56:39 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=A4lsnW+x; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727197AbeLJN4i (ORCPT + 6 others); Mon, 10 Dec 2018 08:56:38 -0500 Received: from mail-wr1-f65.google.com ([209.85.221.65]:34544 "EHLO mail-wr1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727185AbeLJN4i (ORCPT ); Mon, 10 Dec 2018 08:56:38 -0500 Received: by mail-wr1-f65.google.com with SMTP id j2so10605702wrw.1 for ; Mon, 10 Dec 2018 05:56:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=2dExJ0toU00K+yN1m9CdYu6ruq4gSdWk6SPmLbPLaKg=; b=A4lsnW+x9MB2mlZUV9mt+LAZGmTUx52LYx4YU8gQ/6B8p/So9sc4N/9tIjAzGVmYdo dn2mWm1auGvHAQre8ZF4Kpog4QwdgO15h210t4b/fxpdZEgJVvoTeLeGBrvGBdbcToEI ZexE1Atwb5+uLzvlIjfB/sPeyjSaHR/tbONXw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=2dExJ0toU00K+yN1m9CdYu6ruq4gSdWk6SPmLbPLaKg=; b=QgJDZEVrWy9RYdARNi13K89ezJWOXI7aPcsQdA2f0bVgIV7sr0TL7ghAvFp7sc9bMS Z9x7LYrZCd+MOcYy2QNh5L2ddU5TCUJdto7a46P4iSTR3rexU5w+izyPh+y4V6rSRl2f 24caEiQaUOBfkrjjP1fn+YcGWsgU8091GP+ZJDsEyG2pf2PochZnrrN8tYoZvs22+R3f qZfQxHTViG3fGGCWVRZU+07pjS/r+tDUPSsXJR+7Nt0Dyb1cqdcSRcCpeIOtXlM37yuE AtsNIbXn0a7z6NIkU0bs6XcKKfu4IasS9Jv1GKGxlot0I0A5svIhbexd9zU8587B1Oep MYCw== X-Gm-Message-State: AA+aEWZYLojQGWmYSFXy8AX7BaD8rZHRw9XK+kCl7qnsTFZwWqkLMf2y 5ulZQXZXKVoG5oNv5k4W4l1HPA== X-Received: by 2002:a5d:53c3:: with SMTP id a3mr9530467wrw.71.1544450196687; Mon, 10 Dec 2018 05:56:36 -0800 (PST) Received: from srini-hackbox.lan (cpc89974-aztw32-2-0-cust43.18-1.cable.virginm.net. [86.30.250.44]) by smtp.gmail.com with ESMTPSA id c14sm8612506wme.13.2018.12.10.05.56.35 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 10 Dec 2018 05:56:35 -0800 (PST) From: Srinivas Kandagatla To: marc.zyngier@arm.com Cc: sudeep.holla@arm.com, tglx@linutronix.de, jason@lakedaemon.net, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, rnayak@codeaurora.org, sboyd@kernel.org, bjorn.andersson@linaro.org, nicolas.dechesne@linaro.org, ctatlor97@gmail.com, vkoul@kernel.org, robh+dt@kernel.org, devicetree@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v5 0/4] irqchip/gic-v3: Add support to DT based quirk for msm8996 Date: Mon, 10 Dec 2018 13:56:29 +0000 Message-Id: <20181210135633.30283-1-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.19.2 MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Access to GICR_WAKER is restricted on msm8996 SoC in Hypervisor. There are many devices out there with this restriction in place and there has been no update to this firmware since last few years, making those devices totally unusable for upstream development. My previous attempts to add quirk based on IIDR register value seems to be flawed by the fact that the value conflicted with other SoCs. Last Suggestion by Marc Z using compatible seems to be the only way to apply quirks required for msm8996 based SoCs. Here is the patchset which add new compatible for msm8996 gicv3 and add support gic_enable_of_quirks() followed by the actual quirk required for msm8996. Without this quirk many qcom SoCs (atleast 3 that I know) are unable to boot mainline. Changes since v4: - Added missing empty entry into quirk table. Srinivas Kandagatla (4): dt-bindings/gic-v3: Add msm8996 compatible string irqchip/gic: common: add support to device tree based quirks irqchip: gic-v3: Add quirk for msm8996 secured registers arm64: dts: add msm8996 compatible to gicv3 .../interrupt-controller/arm,gic-v3.txt | 4 ++- arch/arm64/boot/dts/qcom/msm8996.dtsi | 2 +- drivers/irqchip/irq-gic-common.c | 12 +++++++++ drivers/irqchip/irq-gic-common.h | 3 +++ drivers/irqchip/irq-gic-v3.c | 27 +++++++++++++++++++ 5 files changed, 46 insertions(+), 2 deletions(-) -- 2.19.2