From patchwork Wed Nov 19 14:14:11 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yingjoe Chen X-Patchwork-Id: 41170 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wg0-f71.google.com (mail-wg0-f71.google.com [74.125.82.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 0CDC220CBB for ; Wed, 19 Nov 2014 14:15:21 +0000 (UTC) Received: by mail-wg0-f71.google.com with SMTP id l18sf461084wgh.10 for ; Wed, 19 Nov 2014 06:15:20 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=E4e+55gqcyKSp0ArUMQnzMqY91bOtyYYKLjRKNOh8f0=; b=U9kARtovdYoSePMPg+9Y7vsw9ijEIBWrvbj1LwUPArTUrhvZh0lY19ONdUi5Z1me+K 7dOwLo6dfi78NdrsalnnZ/Vh3YjR1dHXmsMhhJ1Rb+iJzbNoAyXiw7GZMBdGAPgAsMcg Ldlr+3L5dfZ5Wy79N+yJxTe6MuUqAwNFmp/kMhMt/+i3F4W8FAgW5AYlEdvi1NDUidqN rTkN+117HvV2gytieLUXtQ+nJRjPv30ytaytDQ+rlGkXen5UCSYO9sCUsWbrQ4Kp9+wv fqCAez4my+liGxuUx66xJPXZpLDhms3lIyJOwmt5rgIRtho4lAHZsWVJ830CrMfiXCRB iZaQ== X-Gm-Message-State: ALoCoQmkhFk0VM0W7h3dI+YYo97cN5tzPmeiGNj4YevDlbS45pKlU8QmruMC1K3YX7vU3JEp4f67 X-Received: by 10.112.147.131 with SMTP id tk3mr10176178lbb.2.1416406520221; Wed, 19 Nov 2014 06:15:20 -0800 (PST) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.5.72 with SMTP id q8ls1107815laq.98.gmail; Wed, 19 Nov 2014 06:15:19 -0800 (PST) X-Received: by 10.112.185.68 with SMTP id fa4mr2368348lbc.84.1416406519795; Wed, 19 Nov 2014 06:15:19 -0800 (PST) Received: from mail-la0-f47.google.com (mail-la0-f47.google.com. [209.85.215.47]) by mx.google.com with ESMTPS id da8si1903348lad.97.2014.11.19.06.15.19 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 19 Nov 2014 06:15:19 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.47 as permitted sender) client-ip=209.85.215.47; Received: by mail-la0-f47.google.com with SMTP id hz20so563623lab.6 for ; Wed, 19 Nov 2014 06:15:19 -0800 (PST) X-Received: by 10.152.6.228 with SMTP id e4mr5589355laa.71.1416406519661; Wed, 19 Nov 2014 06:15:19 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp88969lbc; Wed, 19 Nov 2014 06:15:18 -0800 (PST) X-Received: by 10.70.138.37 with SMTP id qn5mr20386215pdb.118.1416406517899; Wed, 19 Nov 2014 06:15:17 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id pj10si2550238pdb.241.2014.11.19.06.15.16 for ; Wed, 19 Nov 2014 06:15:17 -0800 (PST) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932162AbaKSOPA (ORCPT + 26 others); Wed, 19 Nov 2014 09:15:00 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:43467 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S932094AbaKSOO6 (ORCPT ); Wed, 19 Nov 2014 09:14:58 -0500 X-Listener-Flag: 11101 Received: from mtkhts09.mediatek.inc [(172.21.101.70)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 406403350; Wed, 19 Nov 2014 22:14:54 +0800 Received: from mtksdtcf02.mediatek.inc (10.21.12.142) by mtkhts09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 14.3.181.6; Wed, 19 Nov 2014 22:14:53 +0800 From: Yingjoe Chen To: Thomas Gleixner , Jiang Liu , Marc Zyngier CC: Mark Rutland , Boris BREZILLON , Russell King , Jason Cooper , Pawel Moll , , , , , , Grant Likely , Yijing Wang , Rob Herring , , , Matthias Brugger , Yingjoe Chen , , Bjorn Helgaas , Sascha Hauer , Subject: [PATCH v7 4/4] dt-bindings: add bindings for mediatek sysirq Date: Wed, 19 Nov 2014 22:14:11 +0800 Message-ID: <1416406451-4578-5-git-send-email-yingjoe.chen@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1416406451-4578-1-git-send-email-yingjoe.chen@mediatek.com> References: <1416406451-4578-1-git-send-email-yingjoe.chen@mediatek.com> MIME-Version: 1.0 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: yingjoe.chen@mediatek.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.47 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add binding documentation for Mediatek SoC SYSIRQ. Signed-off-by: Yingjoe Chen --- .../bindings/arm/mediatek/mediatek,sysirq.txt | 26 ++++++++++++++++++++++ 1 file changed, 26 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,sysirq.txt diff --git a/Documentation/devicetree/bindings/arm/mediatek/mediatek,sysirq.txt b/Documentation/devicetree/bindings/arm/mediatek/mediatek,sysirq.txt new file mode 100644 index 0000000..8669536 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,sysirq.txt @@ -0,0 +1,26 @@ +Mediatek 65xx/81xx sysirq + +Mediatek SOCs sysirq support controllable irq inverter for each GIC SPI +interrupt. + +Required properties: +- compatible: should be one of: + "mediatek,mt8135-sysirq" + "mediatek,mt8127-sysirq" + "mediatek,mt6589-sysirq" + "mediatek,mt6582-sysirq" + "mediatek,mt6577-sysirq" +- interrupt-controller : Identifies the node as an interrupt controller +- #interrupt-cells : Must use the same cells/format as parent controller. +- interrupt-parent: phandle of irq domain parent for sysirq. +- reg: Physical base address of the intpol registers and length of memory + mapped region. + +Example: + sysirq: interrupt-controller@10200100 { + compatible = "mediatek,mt6589-sysirq", "mediatek,mt6577-sysirq"; + interrupt-controller; + #interrupt-cells = <3>; + interrupt-parent = <&gic>; + reg = <0 0x10200100 0 0x1c>; + };