From patchwork Thu Sep 24 15:38:59 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yingjoe Chen X-Patchwork-Id: 54116 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by patches.linaro.org (Postfix) with ESMTPS id F066A22DC2 for ; Thu, 24 Sep 2015 15:41:03 +0000 (UTC) Received: by wicgb1 with SMTP id gb1sf43341704wic.3 for ; Thu, 24 Sep 2015 08:41:03 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-type:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe; bh=xr1YzO4+7OBTD3VTmr+491Bw3BKD9/AwSzh9eW4l4Z0=; b=BnGjkIssBGuhAJAsGKEJ6B0AaSqUCQ6uCliH7W9HXqdJnVPCiAVgr48643Kxj8sQJa Z18kqbLyp0i/+NZbhI/W5xGXlrOBZOH42fHbSwEX69s6ktyrm6UM5+XOr8Xp6lM2HGNJ j25NyxBDdJjG2NuHbYiU/CIjrOCcvZt8brvgoEyrv1VTtYIeBa59xYY9hENim8NrUZbr pwcOJuPjpkistgqhGGqdVT8gphLSDjFZbXK7e4CJoJRUCm5Z2ncpJR6Fvqv1WOhbpqRb eWK+yeijH14HkmuvCd2/wuJu695bRM5GL3C6W5U1ilDWjWVtueqiVw0dLRlhrl5wYy09 XCDg== X-Gm-Message-State: ALoCoQm/dGATy/2MLqY3QhZLNyAGV/7rOE2RyeoCtIREHiyMo4kMzXGaaGRy5VbwJASRnLL3T9FQ X-Received: by 10.180.107.167 with SMTP id hd7mr176046wib.6.1443109263326; Thu, 24 Sep 2015 08:41:03 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.15.156 with SMTP id 28ls188312lfp.5.gmail; Thu, 24 Sep 2015 08:41:03 -0700 (PDT) X-Received: by 10.25.209.80 with SMTP id i77mr69571lfg.92.1443109263177; Thu, 24 Sep 2015 08:41:03 -0700 (PDT) Received: from mail-la0-f43.google.com (mail-la0-f43.google.com. [209.85.215.43]) by mx.google.com with ESMTPS id c10si4949985lbv.162.2015.09.24.08.41.03 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 24 Sep 2015 08:41:03 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.43 as permitted sender) client-ip=209.85.215.43; Received: by lacao8 with SMTP id ao8so68217389lac.3 for ; Thu, 24 Sep 2015 08:41:03 -0700 (PDT) X-Received: by 10.112.180.230 with SMTP id dr6mr107508lbc.72.1443109263059; Thu, 24 Sep 2015 08:41:03 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp416667lbq; Thu, 24 Sep 2015 08:41:02 -0700 (PDT) X-Received: by 10.66.253.229 with SMTP id ad5mr370910pad.101.1443109261974; Thu, 24 Sep 2015 08:41:01 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i6si19135084pbq.228.2015.09.24.08.41.01; Thu, 24 Sep 2015 08:41:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756887AbbIXPk5 (ORCPT + 7 others); Thu, 24 Sep 2015 11:40:57 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:43355 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1754767AbbIXPkz (ORCPT ); Thu, 24 Sep 2015 11:40:55 -0400 X-Listener-Flag: 11101 Received: from mtkhts09.mediatek.inc [(172.21.101.70)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1630784977; Thu, 24 Sep 2015 23:40:54 +0800 Received: from mtksdtcf02.mediatek.inc (10.21.12.142) by mtkhts09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 14.3.181.6; Thu, 24 Sep 2015 23:40:52 +0800 From: Yingjoe Chen To: Russell King - ARM Linux , Matthias Brugger CC: , Arnd Bergmann , Stephen Boyd , , Rob Herring , , Sascha Hauer , Olof Johansson , , , Yingjoe Chen Subject: [PATCH v4 4/5] ARM: dts: mt8135: enable basic SMP bringup for mt8135 Date: Thu, 24 Sep 2015 23:38:59 +0800 Message-ID: <1443109140-5406-5-git-send-email-yingjoe.chen@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1443109140-5406-1-git-send-email-yingjoe.chen@mediatek.com> References: <1443109140-5406-1-git-send-email-yingjoe.chen@mediatek.com> MIME-Version: 1.0 X-MTK: N Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: yingjoe.chen@mediatek.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.43 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add arch timer node to enable arch-timer support. MT8135 firmware doesn't correctly setup arch-timer frequency and CNTVOFF, add properties to workaround this. This also set cpu enable-method to enable SMP. Signed-off-by: Yingjoe Chen --- arch/arm/boot/dts/mt8135.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm/boot/dts/mt8135.dtsi b/arch/arm/boot/dts/mt8135.dtsi index 08371db..c3c90f2 100644 --- a/arch/arm/boot/dts/mt8135.dtsi +++ b/arch/arm/boot/dts/mt8135.dtsi @@ -46,6 +46,7 @@ cpus { #address-cells = <1>; #size-cells = <0>; + enable-method = "mediatek,mt81xx-tz-smp"; cpu0: cpu@0 { device_type = "cpu"; @@ -72,6 +73,17 @@ }; }; + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + trustzone-bootinfo: trustzone-bootinfo@80002000 { + compatible = "mediatek,trustzone-bootinfo"; + reg = <0 0x80002000 0 0x1000>; + }; + }; + clocks { #address-cells = <2>; #size-cells = <2>; @@ -97,6 +109,21 @@ }; }; + timer { + compatible = "arm,armv7-timer"; + interrupt-parent = <&gic>; + interrupts = , + , + , + ; + clock-frequency = <13000000>; + arm,cpu-registers-not-fw-configured; + }; + soc { #address-cells = <2>; #size-cells = <2>;