From patchwork Fri Oct 2 15:05:17 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yingjoe Chen X-Patchwork-Id: 54444 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by patches.linaro.org (Postfix) with ESMTPS id 9DFCD218EF for ; Fri, 2 Oct 2015 15:05:47 +0000 (UTC) Received: by wicmn1 with SMTP id mn1sf9082349wic.1 for ; Fri, 02 Oct 2015 08:05:47 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-type:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe; bh=tAzgtxmdtC3LFTzBgPVa7JLvwe2nB/KuMavi8Hul9vc=; b=lisqZN1tfVPTH+Ez6C66SoOPeMQ1BYJHsqDG+dCO3oDa3W3kl7fRFzvMnT21mZJgu4 +GWm/AtVOZc6iam0nHLKqIsI8bmVCkYLcmNrjOVBSeBxihwIuwfFfEauIBEtX32xsHIj imkwZ7e3ndkKD64JL8vVyk8iJnTyVGKXHGguWdsgBGlOITg248y6Y6sTKusLFIB1Rn6e RKSSMu3mwVGFpuXPFSBmDeRAyEuQm7ERI/h2V6YpvY+aPN2rng052YSXzb+aR2o8p8cR mpzoBaiiTL0ZJRlUtq1o7JjOBRR7NsJUb18xt0avHgekXe91TC/8C2QbxnmMmCrIYe6D u8Ug== X-Gm-Message-State: ALoCoQn22M5NabYSfHQY4cvZXQ41rcU/hZaMJrrAA8GzPFjQF/CT+qBaB+o858UOYhqzE12YdR9n X-Received: by 10.25.23.169 with SMTP id 41mr67341lfx.2.1443798346913; Fri, 02 Oct 2015 08:05:46 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.40.133 with SMTP id o127ls211529lfo.38.gmail; Fri, 02 Oct 2015 08:05:46 -0700 (PDT) X-Received: by 10.25.83.82 with SMTP id h79mr3897359lfb.89.1443798346716; Fri, 02 Oct 2015 08:05:46 -0700 (PDT) Received: from mail-la0-f41.google.com (mail-la0-f41.google.com. [209.85.215.41]) by mx.google.com with ESMTPS id ue7si6505903lbb.33.2015.10.02.08.05.46 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 02 Oct 2015 08:05:46 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.41 as permitted sender) client-ip=209.85.215.41; Received: by laclj5 with SMTP id lj5so94180208lac.3 for ; Fri, 02 Oct 2015 08:05:46 -0700 (PDT) X-Received: by 10.112.17.34 with SMTP id l2mr5775086lbd.117.1443798346335; Fri, 02 Oct 2015 08:05:46 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1300825lbq; Fri, 2 Oct 2015 08:05:45 -0700 (PDT) X-Received: by 10.68.254.99 with SMTP id ah3mr20519905pbd.15.1443798345222; Fri, 02 Oct 2015 08:05:45 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ix9si17319287pbd.221.2015.10.02.08.05.44; Fri, 02 Oct 2015 08:05:45 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752128AbbJBPFm (ORCPT + 7 others); Fri, 2 Oct 2015 11:05:42 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:35235 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1752111AbbJBPFj (ORCPT ); Fri, 2 Oct 2015 11:05:39 -0400 X-Listener-Flag: 11101 Received: from mtkhts09.mediatek.inc [(172.21.101.70)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 629075462; Fri, 02 Oct 2015 23:05:38 +0800 Received: from mtksdtcf02.mediatek.inc (10.21.12.142) by mtkhts09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 14.3.181.6; Fri, 2 Oct 2015 23:05:36 +0800 From: Yingjoe Chen To: Matthias Brugger , Rob Herring CC: Daniel Lezcano , Thomas Gleixner , Stephen Boyd , Michael Turquette , James Liao , , Arnd Bergmann , Catalin Marinas , , , Sascha Hauer , Olof Johansson , , , Daniel Kurtz , , Yingjoe Chen , Subject: [PATCH v4 1/3] dt-bindings: add more MediaTek SoC to mtk-timer binding Date: Fri, 2 Oct 2015 23:05:17 +0800 Message-ID: <1443798319-45744-2-git-send-email-yingjoe.chen@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1443798319-45744-1-git-send-email-yingjoe.chen@mediatek.com> References: <1443798319-45744-1-git-send-email-yingjoe.chen@mediatek.com> MIME-Version: 1.0 X-MTK: N Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: yingjoe.chen@mediatek.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.41 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add compatible string for mt8127, mt8135 and mt8173 and sort the list. Signed-off-by: Yingjoe Chen --- Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt | 8 +++++--- 1 file changed, 5 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt b/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt index 53a3029..64083bc 100644 --- a/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt +++ b/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt @@ -3,10 +3,12 @@ Mediatek MT6577, MT6572 and MT6589 Timers Required properties: - compatible should contain: - * "mediatek,mt6589-timer" for MT6589 compatible timers * "mediatek,mt6580-timer" for MT6580 compatible timers - * "mediatek,mt6577-timer" for all compatible timers (MT6589, MT6580, - MT6577) + * "mediatek,mt6589-timer" for MT6589 compatible timers + * "mediatek,mt8127-timer" for MT8127 compatible timers + * "mediatek,mt8135-timer" for MT8135 compatible timers + * "mediatek,mt8173-timer" for MT8173 compatible timers + * "mediatek,mt6577-timer" for MT6577 and all above compatible timers - reg: Should contain location and length for timers register. - clocks: Clocks driving the timer hardware. This list should include two clocks. The order is system clock and as second clock the RTC clock.