From patchwork Fri Oct 2 23:02:43 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Suman Anna X-Patchwork-Id: 54472 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f197.google.com (mail-wi0-f197.google.com [209.85.212.197]) by patches.linaro.org (Postfix) with ESMTPS id A3D9923015 for ; Fri, 2 Oct 2015 23:03:01 +0000 (UTC) Received: by wicuu12 with SMTP id uu12sf12631172wic.2 for ; Fri, 02 Oct 2015 16:03:00 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-type:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe; bh=n+pxKnpKq+sNtC9IhpDrKHgyIioDg24fH3O2SVvO/jI=; b=i4TAUeC1+N3RPOZnQJBA27y6PRa8W4lamzivmDP9oPuzNVeDbvEiw0OahG37NEjFXk VSSbhxAIjsY5D1HbTDKjztmIXVME2mT6XMqXTFnIlU8UsDt59C9WugzVS+W3+7tLCTey f/+/5pOnwgPx2eOewpcK4rYOLDIJzR4kaYtqB0E7IefGguGnAHQvZTHnHFO6OAfT0xSi KXTX84+DkGh7sMRxmxTUBCinnkB6lG1BARASPyB8LpfzuK7xVUctbMSQ+Wf4cQ07oQSb EaM49kFKQOEp7FNwCxV+qCNHzKzMt7YqbBU63f+pQaaSinbuuUiJtg3ov5kAxgW40QvR 86yA== X-Gm-Message-State: ALoCoQlKDg5pD0kQEHXDthKJZvOZTk6nzA3fp9AYRKoRLW2upkpHpoVSev0qlZJUrBtp+7V5/K3x X-Received: by 10.112.142.195 with SMTP id ry3mr3154238lbb.22.1443826980953; Fri, 02 Oct 2015 16:03:00 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.160.13 with SMTP id j13ls242109lfe.67.gmail; Fri, 02 Oct 2015 16:03:00 -0700 (PDT) X-Received: by 10.25.153.147 with SMTP id b141mr4573887lfe.59.1443826980818; Fri, 02 Oct 2015 16:03:00 -0700 (PDT) Received: from mail-la0-f54.google.com (mail-la0-f54.google.com. [209.85.215.54]) by mx.google.com with ESMTPS id dr7si7682833lbc.106.2015.10.02.16.03.00 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 02 Oct 2015 16:03:00 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.54 as permitted sender) client-ip=209.85.215.54; Received: by lalw10 with SMTP id w10so2273136lal.3 for ; Fri, 02 Oct 2015 16:03:00 -0700 (PDT) X-Received: by 10.25.82.10 with SMTP id g10mr4489166lfb.56.1443826980693; Fri, 02 Oct 2015 16:03:00 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1312lbq; Fri, 2 Oct 2015 16:02:59 -0700 (PDT) X-Received: by 10.66.124.229 with SMTP id ml5mr22857331pab.77.1443826978252; Fri, 02 Oct 2015 16:02:58 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ur6si19989120pac.30.2015.10.02.16.02.58; Fri, 02 Oct 2015 16:02:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751345AbbJBXC5 (ORCPT + 7 others); Fri, 2 Oct 2015 19:02:57 -0400 Received: from devils.ext.ti.com ([198.47.26.153]:35558 "EHLO devils.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751363AbbJBXCz (ORCPT ); Fri, 2 Oct 2015 19:02:55 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by devils.ext.ti.com (8.13.7/8.13.7) with ESMTP id t92N2lAf031866; Fri, 2 Oct 2015 18:02:47 -0500 Received: from DLEE71.ent.ti.com (dlee71.ent.ti.com [157.170.170.114]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id t92N2lUW021428; Fri, 2 Oct 2015 18:02:47 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DLEE71.ent.ti.com (157.170.170.114) with Microsoft SMTP Server id 14.3.224.2; Fri, 2 Oct 2015 18:02:47 -0500 Received: from legion.dal.design.ti.com (legion.dal.design.ti.com [128.247.22.53]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id t92N2kiB006134; Fri, 2 Oct 2015 18:02:46 -0500 Received: from localhost (irmo.am.dhcp.ti.com [128.247.9.166]) by legion.dal.design.ti.com (8.11.7p1+Sun/8.11.7) with ESMTP id t92N2k919282; Fri, 2 Oct 2015 18:02:46 -0500 (CDT) From: Suman Anna To: Joerg Roedel CC: Tony Lindgren , , , , Suman Anna Subject: [REPOST PATCH 1/2] Documentation: dt: Update OMAP iommu bindings for DRA7 DSPs Date: Fri, 2 Oct 2015 18:02:43 -0500 Message-ID: <1443826964-10691-2-git-send-email-s-anna@ti.com> X-Mailer: git-send-email 2.6.0 In-Reply-To: <1443826964-10691-1-git-send-email-s-anna@ti.com> References: <1443826964-10691-1-git-send-email-s-anna@ti.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: s-anna@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.54 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The DSP processor sub-systems on DRA7xx have two MMU instances each, one for the processor core and the other for an internal EDMA block. These MMUs need an additional shared register to be programmed in the DSP_SYSTEM sub-module to be enabled properly. The OMAP IOMMU bindings is updated to account for this additional syscon property required for these DSP IOMMU instances on DRA7xx SoCs. A new compatible "ti,dra7-dsp-iommu" is also defined to distinguish these devices specifically from other DRA7 IOMMU devices. An example of the DRA7 DSP IOMMU nodes is also added to the document for clarity. Signed-off-by: Suman Anna --- .../devicetree/bindings/iommu/ti,omap-iommu.txt | 27 ++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/Documentation/devicetree/bindings/iommu/ti,omap-iommu.txt b/Documentation/devicetree/bindings/iommu/ti,omap-iommu.txt index 869699925fd5..4bd10dd881b8 100644 --- a/Documentation/devicetree/bindings/iommu/ti,omap-iommu.txt +++ b/Documentation/devicetree/bindings/iommu/ti,omap-iommu.txt @@ -4,6 +4,7 @@ Required properties: - compatible : Should be one of, "ti,omap2-iommu" for OMAP2/OMAP3 IOMMU instances "ti,omap4-iommu" for OMAP4/OMAP5 IOMMU instances + "ti,dra7-dsp-iommu" for DRA7xx DSP IOMMU instances "ti,dra7-iommu" for DRA7xx IOMMU instances - ti,hwmods : Name of the hwmod associated with the IOMMU instance - reg : Address space for the configuration registers @@ -19,6 +20,13 @@ Optional properties: Should be either 8 or 32 (default: 32) - ti,iommu-bus-err-back : Indicates the IOMMU instance supports throwing back a bus error response on MMU faults. +- ti,syscon-mmuconfig : Should be a pair of the phandle to the DSP_SYSTEM + syscon node that contains the additional control + register for enabling the MMU, and the MMU instance + number (0-indexed) within the sub-system. This property + is required for DSP IOMMU instances on DRA7xx SoCs. The + instance number should be 0 for DSP MDMA MMUs and 1 for + DSP EDMA MMUs. Example: /* OMAP3 ISP MMU */ @@ -30,3 +38,22 @@ Example: ti,hwmods = "mmu_isp"; ti,#tlb-entries = <8>; }; + + /* DRA74x DSP2 MMUs */ + mmu0_dsp2: mmu@41501000 { + compatible = "ti,dra7-dsp-iommu"; + reg = <0x41501000 0x100>; + interrupts = ; + ti,hwmods = "mmu0_dsp2"; + #iommu-cells = <0>; + ti,syscon-mmuconfig = <&dsp2_system 0x0>; + }; + + mmu1_dsp2: mmu@41502000 { + compatible = "ti,dra7-dsp-iommu"; + reg = <0x41502000 0x100>; + interrupts = ; + ti,hwmods = "mmu1_dsp2"; + #iommu-cells = <0>; + ti,syscon-mmuconfig = <&dsp2_system 0x1>; + };