From patchwork Wed Oct 14 15:55:23 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Thompson X-Patchwork-Id: 54959 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f199.google.com (mail-lb0-f199.google.com [209.85.217.199]) by patches.linaro.org (Postfix) with ESMTPS id B4D3320490 for ; Wed, 14 Oct 2015 15:55:45 +0000 (UTC) Received: by lbwr8 with SMTP id r8sf28329078lbw.0 for ; Wed, 14 Oct 2015 08:55:44 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=3r97/LeSKRkZoK44HVUqsl5o3ne4k7rRbO1wF/APEYg=; b=YyjL4igEEnnJVjLCVC7R1Y3TpwPRpMlw4eMnkLbikWFWoZmK/k/EY/awwbSFcRQvxM +Ig5MCxOJbN3+O7dg6AQ2GVkMnr28a5Ux6v67LCcilVaq6wfTjRs321qLXVV4+0XMluH T0Fumr7nqIORluvMdVD7geO9SbjPtIDdAlnIXrXjtaJ7Ro2IU43aZfcJRbYb3jVlCHcB PCwEtej9GFqHwgsfbADMoR0Pj70F/ibCO1S97yV1kdImo53w9a9KZwxCEYpmAj8oOvLO RZooLl38KdlPKe2fQxq+sVh3kyPKzEItZcf7XdCOLgV031aMjwuofPj4A+vvagYpd9VX +8vg== X-Gm-Message-State: ALoCoQmkODtVcvu0uDgJ6wqNwa9v6HDf6J24bl57PPyyGHJb8MxQ5sRYkooNrW23WhCnVYmRkvpt X-Received: by 10.180.210.71 with SMTP id ms7mr1066543wic.4.1444838144715; Wed, 14 Oct 2015 08:55:44 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.152.7 with SMTP id a7ls57527lfe.100.gmail; Wed, 14 Oct 2015 08:55:44 -0700 (PDT) X-Received: by 10.25.31.212 with SMTP id f203mr1352151lff.6.1444838144564; Wed, 14 Oct 2015 08:55:44 -0700 (PDT) Received: from mail-lf0-f51.google.com (mail-lf0-f51.google.com. [209.85.215.51]) by mx.google.com with ESMTPS id py9si5975700lbb.105.2015.10.14.08.55.44 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 14 Oct 2015 08:55:44 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.51 as permitted sender) client-ip=209.85.215.51; Received: by lfaz124 with SMTP id z124so14781599lfa.1 for ; Wed, 14 Oct 2015 08:55:44 -0700 (PDT) X-Received: by 10.25.210.206 with SMTP id j197mr1350319lfg.86.1444838144406; Wed, 14 Oct 2015 08:55:44 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.112.59.35 with SMTP id w3csp91332lbq; Wed, 14 Oct 2015 08:55:43 -0700 (PDT) X-Received: by 10.180.188.100 with SMTP id fz4mr24137433wic.28.1444838143734; Wed, 14 Oct 2015 08:55:43 -0700 (PDT) Received: from mail-wi0-f172.google.com (mail-wi0-f172.google.com. [209.85.212.172]) by mx.google.com with ESMTPS id h5si11374815wjs.184.2015.10.14.08.55.43 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 14 Oct 2015 08:55:43 -0700 (PDT) Received-SPF: pass (google.com: domain of daniel.thompson@linaro.org designates 209.85.212.172 as permitted sender) client-ip=209.85.212.172; Received: by wicgb1 with SMTP id gb1so135542179wic.1 for ; Wed, 14 Oct 2015 08:55:43 -0700 (PDT) X-Received: by 10.180.88.227 with SMTP id bj3mr5994114wib.80.1444838142445; Wed, 14 Oct 2015 08:55:42 -0700 (PDT) Received: from wychelm.lan (cpc4-aztw19-0-0-cust71.18-1.cable.virginm.net. [82.33.25.72]) by smtp.gmail.com with ESMTPSA id ka10sm10835442wjc.30.2015.10.14.08.55.41 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 14 Oct 2015 08:55:41 -0700 (PDT) From: Daniel Thompson To: Matt Mackall , Herbert Xu Cc: Daniel Thompson , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, linux-kernel@vger.kernel.org, patches@linaro.org, linaro-kernel@lists.linaro.org, Maxime Coquelin , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Linus Walleij Subject: [PATCH v3 1/3] dt-bindings: Document the STM32 HW RNG bindings Date: Wed, 14 Oct 2015 16:55:23 +0100 Message-Id: <1444838125-3422-2-git-send-email-daniel.thompson@linaro.org> X-Mailer: git-send-email 2.4.3 In-Reply-To: <1444838125-3422-1-git-send-email-daniel.thompson@linaro.org> References: <1443904519-24012-1-git-send-email-daniel.thompson@linaro.org> <1444838125-3422-1-git-send-email-daniel.thompson@linaro.org> X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: daniel.thompson@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.51 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This adds documentation of device tree bindings for the STM32 hardware random number generator. Signed-off-by: Daniel Thompson Acked-by: Maxime Coquelin Acked-by: Rob Herring --- .../devicetree/bindings/rng/st,stm32-rng.txt | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) create mode 100644 Documentation/devicetree/bindings/rng/st,stm32-rng.txt diff --git a/Documentation/devicetree/bindings/rng/st,stm32-rng.txt b/Documentation/devicetree/bindings/rng/st,stm32-rng.txt new file mode 100644 index 000000000000..47f04176f93b --- /dev/null +++ b/Documentation/devicetree/bindings/rng/st,stm32-rng.txt @@ -0,0 +1,21 @@ +STMicroelectronics STM32 HW RNG +=============================== + +The STM32 hardware random number generator is a simple fixed purpose IP and +is fully separated from other crypto functions. + +Required properties: + +- compatible : Should be "st,stm32-rng" +- reg : Should be register base and length as documented in the datasheet +- interrupts : The designated IRQ line for the RNG +- clocks : The clock needed to enable the RNG + +Example: + + rng: rng@50060800 { + compatible = "st,stm32-rng"; + reg = <0x50060800 0x400>; + interrupts = <80>; + clocks = <&rcc 0 38>; + };