From patchwork Thu Jan 28 17:43:15 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 60747 Delivered-To: patch@linaro.org Received: by 10.112.130.2 with SMTP id oa2csp621285lbb; Thu, 28 Jan 2016 09:43:32 -0800 (PST) X-Received: by 10.66.182.202 with SMTP id eg10mr6437862pac.50.1454003011924; Thu, 28 Jan 2016 09:43:31 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ml7si18118189pab.58.2016.01.28.09.43.31; Thu, 28 Jan 2016 09:43:31 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dkim=neutral (body hash did not verify) header.i=@linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1161572AbcA1Rna (ORCPT + 6 others); Thu, 28 Jan 2016 12:43:30 -0500 Received: from mail-wm0-f52.google.com ([74.125.82.52]:34350 "EHLO mail-wm0-f52.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934134AbcA1Rn3 (ORCPT ); Thu, 28 Jan 2016 12:43:29 -0500 Received: by mail-wm0-f52.google.com with SMTP id 128so20937423wmz.1 for ; Thu, 28 Jan 2016 09:43:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=+T81aH44JVBxijwd3Khu9Kh7dIwgF+qH9Edk3MJF4HE=; b=SE63+rA3glhOo0iXyaw3A4EVsZvUvqRIwXpzEXMJeyPnS5ycD6k7KbY+iZ3p0aS7Ob iqQR8epbxgNu4a+JiIhE8CRC3JZyiY0cV8KodF/69AywVKWuUmvfbTOFuFSAcHbExu/5 1+ZV09JLhbNhKemXJXg2KusZanHPhD8eZ4wGQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=+T81aH44JVBxijwd3Khu9Kh7dIwgF+qH9Edk3MJF4HE=; b=BwgRM2ZCiCTkaCHMcXu6GgXv2kPNxQnb0+W18qF2DmKew7/inLUH1IGID6V9Bvg8R8 9g7kTgU2UZ6t9vkpZPJa5CU4tKYvLT1jNDb9EDGHvz7peibu1ljfBk3hdwF1pDJD7Z1i 92K+1UF5wSfIgw4N0XAB33Iu+TpbqmMBGF4P3NHfqJEegVwM4GjRXe16EgxiDkmO2qda 9dI1wO6+ui0t00MEPKXbXx/9lG7TZLWZuW7um1FnsTF5SSAZbFaPpiPAhwKMNFLhL6jV WpCs0RgBO2AuiYhS95V906Ms5dgraY424gtxnTP13Kau6rRJcaF4joEJWbGOq2nxGc01 4uDw== X-Gm-Message-State: AG10YOTvL3Cls4XqH3PzgDoRN1VR2vs8qZnmwyAPmOHDVt1xoVgUhzZO4bsw0j+r2JRNBtyq X-Received: by 10.28.57.214 with SMTP id g205mr4311516wma.20.1454003006981; Thu, 28 Jan 2016 09:43:26 -0800 (PST) Received: from localhost.localdomain (host-92-13-246-184.as43234.net. [92.13.246.184]) by smtp.gmail.com with ESMTPSA id 73sm3894732wmm.7.2016.01.28.09.43.26 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 28 Jan 2016 09:43:26 -0800 (PST) From: Srinivas Kandagatla To: Andy Gross Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v2 1/9] arm64: dts: qcom: remove redundant spi cs pins from pinconf Date: Thu, 28 Jan 2016 17:43:15 +0000 Message-Id: <1454002995-3162-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1454002960-3106-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1454002960-3106-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch removes redundant pins from spi pinconf as these are already specified in pinconf_cs. Signed-off-by: Srinivas Kandagatla --- arch/arm64/boot/dts/qcom/msm8916-pins.dtsi | 10 +++++----- 1 file changed, 5 insertions(+), 5 deletions(-) -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi index 955c6f1..3bd917e 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi @@ -110,7 +110,7 @@ pins = "gpio6"; }; pinconf { - pins = "gpio4", "gpio5", "gpio6", "gpio7"; + pins = "gpio4", "gpio5", "gpio7"; drive-strength = <12>; bias-disable; }; @@ -144,7 +144,7 @@ pins = "gpio10"; }; pinconf { - pins = "gpio8", "gpio9", "gpio10", "gpio11"; + pins = "gpio8", "gpio9", "gpio11"; drive-strength = <12>; bias-disable; }; @@ -178,7 +178,7 @@ pins = "gpio14"; }; pinconf { - pins = "gpio12", "gpio13", "gpio14", "gpio15"; + pins = "gpio12", "gpio13", "gpio15"; drive-strength = <12>; bias-disable; }; @@ -212,7 +212,7 @@ pins = "gpio18"; }; pinconf { - pins = "gpio16", "gpio17", "gpio18", "gpio19"; + pins = "gpio16", "gpio17", "gpio19"; drive-strength = <12>; bias-disable; }; @@ -246,7 +246,7 @@ pins = "gpio22"; }; pinconf { - pins = "gpio20", "gpio21", "gpio22", "gpio23"; + pins = "gpio20", "gpio21", "gpio23"; drive-strength = <12>; bias-disable; };