From patchwork Wed Nov 30 09:50:18 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Baoyou Xie X-Patchwork-Id: 84988 Delivered-To: patch@linaro.org Received: by 10.140.20.101 with SMTP id 92csp154573qgi; Wed, 30 Nov 2016 01:51:19 -0800 (PST) X-Received: by 10.84.146.140 with SMTP id g12mr70230751pla.62.1480499479573; Wed, 30 Nov 2016 01:51:19 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j62si63497763pgc.184.2016.11.30.01.51.19; Wed, 30 Nov 2016 01:51:19 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756512AbcK3JvK (ORCPT + 7 others); Wed, 30 Nov 2016 04:51:10 -0500 Received: from mail-pg0-f54.google.com ([74.125.83.54]:33490 "EHLO mail-pg0-f54.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933741AbcK3Ju4 (ORCPT ); Wed, 30 Nov 2016 04:50:56 -0500 Received: by mail-pg0-f54.google.com with SMTP id 3so80554874pgd.0 for ; Wed, 30 Nov 2016 01:50:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=yH9qb7di8o3ZIAKwx0JbcU53n45RqeSaOFvO/H7IxaU=; b=G8JLTmD5TetNXI3ZSvjw0TKPFTf1lvSQvcJn4jXaOAqi8iOHpYubXcQZFKLALEaiJ+ ROeTQB5SsH+GWGFxAy9pydKXrQEZdjHKP4ROm1PyLhewg4WfKhg/yBxpNrKeb+kRT3Nc +0dq7nkWFx6pYeqRSfgspMbHBKebJAbXIBKcE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=yH9qb7di8o3ZIAKwx0JbcU53n45RqeSaOFvO/H7IxaU=; b=U5Fq8j8h6iahjymb7+xCS+8sWcHmi8g2xVtpmdr5Cmmw/sARmk3W+Zeg1u1b/FEYqg fCnuX047DeXpUiERRPYhHJ1S5EY6yTHRgIHzUj1y+xVVAL9B/8AFrE4aFBJNX9cdvUMQ tUjUK9PqZHF5GOV/QN6mg3z2MZ9cJjNW8wdb3EaBkMemEmXLTCMECLc5TQuMllYtMnlY DBC0MeKhWiZF28hINPaYXipgf1WdRCqSqICUn9raFzV3NZ9EtCh5REa78utrj8RerO0J 6KafBq6GFg0vmExhbUoVt9SPkvmXQ9EiT+apltWlPftcKlHaTTZzXAjLv8VHwAp7bywN Kssg== X-Gm-Message-State: AKaTC02lC8e5Ocel8aLjSLldkBB8jXRcmNEKHSd+bxu0syftRghBcmayVuNjCix6WqpxO0Q8 X-Received: by 10.84.171.1 with SMTP id k1mr72093700plb.169.1480499455338; Wed, 30 Nov 2016 01:50:55 -0800 (PST) Received: from localhost.localdomain ([104.237.91.242]) by smtp.gmail.com with ESMTPSA id 2sm31328663pgy.27.2016.11.30.01.50.48 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 30 Nov 2016 01:50:54 -0800 (PST) From: Baoyou Xie To: robh+dt@kernel.org, mark.rutland@arm.com, catalin.marinas@arm.com, will.deacon@arm.com, shawnguo@kernel.org, jun.nie@linaro.org Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, baoyou.xie@linaro.org, xie.baoyou@zte.com.cn, chen.chaokai@zte.com.cn, wang.qiang01@zte.com.cn Subject: [PATCH v2] arm64: dts: zx: add zx296718's topcrm node Date: Wed, 30 Nov 2016 17:50:18 +0800 Message-Id: <1480499418-13905-1-git-send-email-baoyou.xie@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Enable topcrm clock node for zx296718, which is used for CPU's frequency change. Furthermore, this patch adds the CPU clock phandle in CPU's node and uses operating-points-v2 to register operating points. So it can be used by cpufreq-dt driver. Signed-off-by: Baoyou Xie --- arch/arm64/boot/dts/zte/zx296718.dtsi | 43 +++++++++++++++++++++++++++++++++++ 1 file changed, 43 insertions(+) -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/zte/zx296718.dtsi b/arch/arm64/boot/dts/zte/zx296718.dtsi index 6b239a3..992158a 100644 --- a/arch/arm64/boot/dts/zte/zx296718.dtsi +++ b/arch/arm64/boot/dts/zte/zx296718.dtsi @@ -44,6 +44,7 @@ #include #include #include +#include / { compatible = "zte,zx296718"; @@ -81,6 +82,8 @@ compatible = "arm,cortex-a53","arm,armv8"; reg = <0x0 0x0>; enable-method = "psci"; + clocks = <&topcrm A53_GATE>; + operating-points-v2 = <&cluster0_opp>; }; cpu1: cpu@1 { @@ -88,6 +91,7 @@ compatible = "arm,cortex-a53","arm,armv8"; reg = <0x0 0x1>; enable-method = "psci"; + operating-points-v2 = <&cluster0_opp>; }; cpu2: cpu@2 { @@ -95,6 +99,7 @@ compatible = "arm,cortex-a53","arm,armv8"; reg = <0x0 0x2>; enable-method = "psci"; + operating-points-v2 = <&cluster0_opp>; }; cpu3: cpu@3 { @@ -102,6 +107,38 @@ compatible = "arm,cortex-a53","arm,armv8"; reg = <0x0 0x3>; enable-method = "psci"; + operating-points-v2 = <&cluster0_opp>; + }; + }; + + cluster0_opp: opp_table0 { + compatible = "operating-points-v2"; + opp-shared; + + opp@500000000 { + opp-hz = /bits/ 64 <500000000>; + opp-microvolt = <857000>; + clock-latency-ns = <500000>; + }; + opp@648000000 { + opp-hz = /bits/ 64 <648000000>; + opp-microvolt = <857000>; + clock-latency-ns = <500000>; + }; + opp@800000000 { + opp-hz = /bits/ 64 <800000000>; + opp-microvolt = <882000>; + clock-latency-ns = <500000>; + }; + opp@1000000000 { + opp-hz = /bits/ 64 <1000000000>; + opp-microvolt = <892000>; + clock-latency-ns = <500000>; + }; + opp@1188000000 { + opp-hz = /bits/ 64 <1188000000>; + opp-microvolt = <1009000>; + clock-latency-ns = <500000>; }; }; @@ -279,6 +316,12 @@ dma-requests = <32>; }; + topcrm: clock-controller@1461000 { + compatible = "zte,zx296718-topcrm"; + reg = <0x01461000 0x1000>; + #clock-cells = <1>; + }; + sysctrl: sysctrl@1463000 { compatible = "zte,zx296718-sysctrl", "syscon"; reg = <0x1463000 0x1000>;