From patchwork Tue Aug 25 10:41:10 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kunihiko Hayashi X-Patchwork-Id: 248248 Delivered-To: patch@linaro.org Received: by 2002:a05:6e02:522:0:0:0:0 with SMTP id h2csp3306156ils; Tue, 25 Aug 2020 03:41:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx/YvCJrns5tXXDgD9QgmcapKvKDyoT5NZyZEU7oIAUj/VCyjieNWH/kyYkR8pXKfKkM0e5 X-Received: by 2002:a17:906:74de:: with SMTP id z30mr10196544ejl.478.1598352096145; Tue, 25 Aug 2020 03:41:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598352096; cv=none; d=google.com; s=arc-20160816; b=mQIoGymdaXJ2izmS+j1rAdE76YAn318Iwtcol/0QLpYll7Hq/r0ElsbhQsF45OtBYW UDkJAM/MJGCPMt223gL2M0D21TG6tHWuKNGXWVlqfrpHm2VtUI3ANsNUEmltC2uilsVc EGK0Bb+U6Z6tuuuiytuZegnU6E3IQZJHAxQnXKyzYYWo2RhuK4W5px+YhlYbSEQrIgY3 kHo+zhT95UQpGvsJ4JWQ1R0M5pPxTWBuTXFzv/PVIMGPzMP5LylbgU7elY1ouEBSDkrD LuA3Nld4nmT0t3I9/SGtSgb8cf1bukZTBnkE1N0gRmrvhXd2WCBrkUpYxzyqedpwUZ0f ltvg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=qPscBLjoxZmr+Yj5hyFHl9m2xmkv0arITbnniHCpwW4=; b=omOmKs8rF/lmqT8ebKqBsVmpWdNJQl04iX6sezovs024LjiNWSjgNb3D3rN2f9TQTH XQycNZ0n8QAWIKBhYGSxKkV27y0uxybFeZEift6xWJgmavkI9l6l5rp3G7WLkaurZeb0 nimOiv3ipk2W69+WpZGn9OGo5iF5iRHrYgLBhkN3SyURHCApzlbL4uq2hxBIsnX4aNzA bK24eaTuY2qgrrqzUbRPX9xD+sZdATfn2tperesDnjmmUj0Renu0/qG7pZrlZnOTGRWU DyNc/kZaqFODzZNxnwFOTe552u+dHcVHTJb8/F4B1swLd9V+DVleb/L8vw046rNF4T8b OwiQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e1si4990030ejh.517.2020.08.25.03.41.35; Tue, 25 Aug 2020 03:41:36 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729797AbgHYKlc (ORCPT + 6 others); Tue, 25 Aug 2020 06:41:32 -0400 Received: from mx.socionext.com ([202.248.49.38]:29669 "EHLO mx.socionext.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729789AbgHYKlT (ORCPT ); Tue, 25 Aug 2020 06:41:19 -0400 Received: from unknown (HELO kinkan-ex.css.socionext.com) ([172.31.9.52]) by mx.socionext.com with ESMTP; 25 Aug 2020 19:41:17 +0900 Received: from mail.mfilter.local (m-filter-2 [10.213.24.62]) by kinkan-ex.css.socionext.com (Postfix) with ESMTP id 770831800AA; Tue, 25 Aug 2020 19:41:17 +0900 (JST) Received: from 172.31.9.51 (172.31.9.51) by m-FILTER with ESMTP; Tue, 25 Aug 2020 19:41:17 +0900 Received: from plum.e01.socionext.com (unknown [10.213.132.32]) by kinkan.css.socionext.com (Postfix) with ESMTP id E793E1A0507; Tue, 25 Aug 2020 19:41:16 +0900 (JST) From: Kunihiko Hayashi To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Masahiro Yamada Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Kunihiko Hayashi Subject: [RESEND PATCH v4 1/2] dt-bindings: phy: Add UniPhier AHCI PHY description Date: Tue, 25 Aug 2020 19:41:10 +0900 Message-Id: <1598352071-26675-2-git-send-email-hayashi.kunihiko@socionext.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1598352071-26675-1-git-send-email-hayashi.kunihiko@socionext.com> References: <1598352071-26675-1-git-send-email-hayashi.kunihiko@socionext.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add DT bindings for PHY interface built into ahci controller implemented in UniPhier SoCs. Signed-off-by: Kunihiko Hayashi Reviewed-by: Rob Herring --- .../bindings/phy/socionext,uniphier-ahci-phy.yaml | 76 ++++++++++++++++++++++ 1 file changed, 76 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/socionext,uniphier-ahci-phy.yaml -- 2.7.4 diff --git a/Documentation/devicetree/bindings/phy/socionext,uniphier-ahci-phy.yaml b/Documentation/devicetree/bindings/phy/socionext,uniphier-ahci-phy.yaml new file mode 100644 index 0000000..bab2ff4 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/socionext,uniphier-ahci-phy.yaml @@ -0,0 +1,76 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/socionext,uniphier-ahci-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Socionext UniPhier AHCI PHY + +description: | + This describes the deivcetree bindings for PHY interfaces built into + AHCI controller implemented on Socionext UniPhier SoCs. + +maintainers: + - Kunihiko Hayashi + +properties: + compatible: + enum: + - socionext,uniphier-pxs2-ahci-phy + - socionext,uniphier-pxs3-ahci-phy + + reg: + description: PHY register region (offset and length) + + "#phy-cells": + const: 0 + + clocks: + maxItems: 2 + + clock-names: + oneOf: + - items: # for PXs2 + - const: link + - items: # for others + - const: link + - const: phy + + resets: + maxItems: 2 + + reset-names: + items: + - const: link + - const: phy + +required: + - compatible + - reg + - "#phy-cells" + - clocks + - clock-names + - resets + - reset-names + +additionalProperties: false + +examples: + - | + ahci-glue@65700000 { + compatible = "socionext,uniphier-pxs3-ahci-glue", + "simple-mfd"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x65700000 0x100>; + + ahci_phy: phy@10 { + compatible = "socionext,uniphier-pxs3-ahci-phy"; + reg = <0x10 0x10>; + #phy-cells = <0>; + clock-names = "link", "phy"; + clocks = <&sys_clk 28>, <&sys_clk 30>; + reset-names = "link", "phy"; + resets = <&sys_rst 28>, <&sys_rst 30>; + }; + };