From patchwork Thu Feb 15 13:22:48 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 128423 Delivered-To: patch@linaro.org Received: by 10.46.124.24 with SMTP id x24csp1745677ljc; Thu, 15 Feb 2018 05:24:55 -0800 (PST) X-Google-Smtp-Source: AH8x224fTC3ZxRR4AJ4rBqyXyor9hnC/RMlNMJ5XUcgmG0wmIO+v16wR7ZKRG30NQGx0jcuSj/uL X-Received: by 2002:a17:902:7e0d:: with SMTP id b13-v6mr2535969plm.97.1518701095285; Thu, 15 Feb 2018 05:24:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518701095; cv=none; d=google.com; s=arc-20160816; b=Gf7n8Fb10HmuCzDRnH/5DIRt+Rbr7iNpvCO+Z8ShAhBY2gwZ/99wHDN07aeYVhFfsL p0hljFTbHT/Y8O+96XQ9kP5qgmGqu+2A561h1r9z/y2QoEEYJ7EUQCLKaM84X10IGjN2 SsDB4B26zXuLLisnrfEPaMAjvdVIUheN9Vb1jRNlNUqi2+ypsD6lJtp6vWhynxL6pt+h 5i716HEb2ecHy2MrKzw0R+c5wdwGJ8/fPJirZI/V4zNlnLwQl4GUqfJajxrDB3F2kBNS 1qW1j3ULKATVxnUZxdIOd4zXa/8MreWEo7VeN/nA620aIwg1hbyIM7u6k/zagdYDuECD /bJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=9KLiVPO5pDESySHNGt4Ejp00Ik4jyLm1VTUX9vZMmcQ=; b=dhJuW/yeAxnu7xQZU70/fm8Gf2YPxkO2BqtaBzf8BfgogSv3Qk6jlcbqkGs81Cw14P 5iEnh2MnPfAFFtYF44fdQA3YsNS7KJfIipqKsDXhi5rldnwLz7PB9VHZMa6nZVIsu/mr ix+QTmGJlgBQHJEmUY8QDp2cWTj0NRfCbJ43k41sUPU8r9rCcWYSZW+WZ5bEI/bF9QM5 P8ZXhqt1B0/ROjTlNgMjS6FrxaN8eO4lUm84PgjDeaWoYP1bUJlUr2vUiesuTnWjfuL9 jGXSrfVHcLEuxzWPUY5eM2NqZzSFnUnOazuQ5+5Eoglqmribkog3hOVsEd261bwDZ5/D b+WA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=M9FyUIe6; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a35-v6si1629581pli.781.2018.02.15.05.24.55; Thu, 15 Feb 2018 05:24:55 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=M9FyUIe6; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1031533AbeBONYy (ORCPT + 6 others); Thu, 15 Feb 2018 08:24:54 -0500 Received: from mail-wr0-f196.google.com ([209.85.128.196]:40147 "EHLO mail-wr0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1031445AbeBONYw (ORCPT ); Thu, 15 Feb 2018 08:24:52 -0500 Received: by mail-wr0-f196.google.com with SMTP id o76so3339586wrb.7 for ; Thu, 15 Feb 2018 05:24:52 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=yqO2IYLiVzXl2LBHvImy7nFoXNpCOB/Lm5bF48RcS6o=; b=M9FyUIe6Z6mpZlcjQKDGXBhjGVQgcaTAm/H9KRMHmhR4dBPCel95dTyrxB4oP1If7/ 9011v5F0LRltRoBsboXHpbbgP4L1kHTBAq6ycArJ07/w4h+H44vNvxOPru+kXRnT5YiQ S7b1INPm7Gy4pWqeTnwDqsUipFS2sL6gACnlU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=yqO2IYLiVzXl2LBHvImy7nFoXNpCOB/Lm5bF48RcS6o=; b=V8V06fuWmyGL+4+medGSUdbw/LFRQVMZjrwYlUb0yOu/AhBbY6BlVS8nSUZ5j9XBpo et6YTF7mx/9EcYs8YtQ89jmsYzdrkjUpuGdvx9GShQco2fInAjkoZ9vWXbt95b538FJ3 SHq4cEEiQLTBBS69jlmErKXdM6QeNzLFRyLjhkWgCqs3RcIWGsZv5MRYenQjdq6tARS1 FkCCEOhTySP7ZaqMu++ZcvglkZcnPv+cQu1jrL4kwi4f9273g/c5+IuifQSqKRv0UKSX vOYa6iK1Qc2IUc2y9Do4/R7PkcCcFklrbPlTxeqvMkfJg8MCtLOTH9KUY2xN7+5uYD7/ sJEw== X-Gm-Message-State: APf1xPA1a8VCdTHiZMqCzv3V68eXn6QbMBFgeQqqbsiLAt4wJViJwacU sxmoQUPYZHqtJ7nP7rv7eMVK33RciGo= X-Received: by 10.223.201.133 with SMTP id f5mr2334406wrh.99.1518701091432; Thu, 15 Feb 2018 05:24:51 -0800 (PST) Received: from localhost.localdomain (cpc90716-aztw32-2-0-cust92.18-1.cable.virginm.net. [86.26.100.93]) by smtp.gmail.com with ESMTPSA id 81sm13601390wmi.26.2018.02.15.05.24.50 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 15 Feb 2018 05:24:50 -0800 (PST) From: srinivas.kandagatla@linaro.org To: stanimir.varbanov@linaro.org, svarbanov@mm-sol.com, linux-pci@vger.kernel.org, bhelgaas@google.com Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, robh+dt@kernel.org, devicetree@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v3] PCI: qcom: add missing supplies required for msm8996 Date: Thu, 15 Feb 2018 13:22:48 +0000 Message-Id: <20180215132248.5572-1-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.15.1 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Srinivas Kandagatla This patch adds supplies that are required for msm8996. vdda is analog supply that go in to controller, and vddpe_3v3 is supply to PCIe endpoint. Without these supplies PCIe endpoints which require power supplies are not enumerated at all, as there is no one to power it up. Signed-off-by: Srinivas Kandagatla --- changes since v2: Add back empty line suggested by Stan use ARRAY_SIZE .../devicetree/bindings/pci/qcom,pcie.txt | 4 ++++ drivers/pci/dwc/pcie-qcom.c | 23 +++++++++++++++++++++- 2 files changed, 26 insertions(+), 1 deletion(-) -- 2.15.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.txt b/Documentation/devicetree/bindings/pci/qcom,pcie.txt index 3c9d321b3d3b..1fd703bd73e0 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie.txt +++ b/Documentation/devicetree/bindings/pci/qcom,pcie.txt @@ -189,6 +189,10 @@ Value type: Definition: A phandle to the analog power supply for IC which generates reference clock +- vddpe-3v3-supply: + Usage: optional + Value type: + Definition: A phandle to the PCIe endpoint power supply - phys: Usage: required for apq8084 diff --git a/drivers/pci/dwc/pcie-qcom.c b/drivers/pci/dwc/pcie-qcom.c index 3e89909f8cb9..e3f20e09a18d 100644 --- a/drivers/pci/dwc/pcie-qcom.c +++ b/drivers/pci/dwc/pcie-qcom.c @@ -102,12 +102,14 @@ struct qcom_pcie_resources_1_0_0 { struct regulator *vdda; }; +#define QCOM_PCIE_2_3_2_MAX_SUPPLY 2 struct qcom_pcie_resources_2_3_2 { struct clk *aux_clk; struct clk *master_clk; struct clk *slave_clk; struct clk *cfg_clk; struct clk *pipe_clk; + struct regulator_bulk_data supplies[QCOM_PCIE_2_3_2_MAX_SUPPLY]; }; struct qcom_pcie_resources_2_4_0 { @@ -521,6 +523,14 @@ static int qcom_pcie_get_resources_2_3_2(struct qcom_pcie *pcie) struct qcom_pcie_resources_2_3_2 *res = &pcie->res.v2_3_2; struct dw_pcie *pci = pcie->pci; struct device *dev = pci->dev; + int ret; + + res->supplies[0].supply = "vdda"; + res->supplies[1].supply = "vddpe-3v3"; + ret = devm_regulator_bulk_get(dev, ARRAY_SIZE(res->supplies), + res->supplies); + if (ret) + return ret; res->aux_clk = devm_clk_get(dev, "aux"); if (IS_ERR(res->aux_clk)) @@ -550,6 +560,8 @@ static void qcom_pcie_deinit_2_3_2(struct qcom_pcie *pcie) clk_disable_unprepare(res->master_clk); clk_disable_unprepare(res->cfg_clk); clk_disable_unprepare(res->aux_clk); + + regulator_bulk_disable(ARRAY_SIZE(res->supplies), res->supplies); } static void qcom_pcie_post_deinit_2_3_2(struct qcom_pcie *pcie) @@ -567,10 +579,16 @@ static int qcom_pcie_init_2_3_2(struct qcom_pcie *pcie) u32 val; int ret; + ret = regulator_bulk_enable(ARRAY_SIZE(res->supplies), res->supplies); + if (ret < 0) { + dev_err(dev, "cannot enable regulators\n"); + return ret; + } + ret = clk_prepare_enable(res->aux_clk); if (ret) { dev_err(dev, "cannot prepare/enable aux clock\n"); - return ret; + goto err_aux_clk; } ret = clk_prepare_enable(res->cfg_clk); @@ -621,6 +639,9 @@ static int qcom_pcie_init_2_3_2(struct qcom_pcie *pcie) err_cfg_clk: clk_disable_unprepare(res->aux_clk); +err_aux_clk: + regulator_bulk_disable(ARRAY_SIZE(res->supplies), res->supplies); + return ret; }