From patchwork Thu Feb 7 11:17:34 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jorge Ramirez-Ortiz X-Patchwork-Id: 157698 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp516796jaa; Thu, 7 Feb 2019 03:17:51 -0800 (PST) X-Google-Smtp-Source: AHgI3Ia4PapAg/5wgxstSk/1yv30OKP/LwgRBszp+ZJHaS3UfkieS14I3mfjSVOH+WzwJ99a9mwx X-Received: by 2002:a17:902:7581:: with SMTP id j1mr15824250pll.260.1549538271462; Thu, 07 Feb 2019 03:17:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549538271; cv=none; d=google.com; s=arc-20160816; b=WOlDttPLhSTfOD5DfwhIw5G0L/E6EqEC1HaD6fpfudGcCSsnL2welQEIbyIkgQdWOT WfA60D5xBuafCuaUzDL+DRhwksDPHTeVvjfRYbdxi/q3WHADSGEs8OnStfHxGy5G9jfP Amt0cWnsVN2H0Ii68E2mE8Cuwlhzyg2poBYChNb77VPFCdF4V6aZ093O/eqXDIGwoChA 8jzRlxK3KD7Z4VTZk6ZfMY18Ga8cWl091SDxTe19ROn5XTwBOZZ3Mpr5yTTU9Kfj5pnX RzSqhyc0hTmbCQup3AeW+9g0kNaV10y5qz9AMtE5MGcaCoaqT0/pR6I04Fv+k0zorC/u 6H/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=zTy2BpKVewWPthIYhj+giYm90T25s2YtqlFNS6fzNgk=; b=SrjuNQuIgIGla1p4P5OId71Z9k/9CfL6MyGH71bnfMyu3UG0Uh6tB5/JOPk+zR2AE/ 0l6Q2vnJXSkP59BNp0cCiLWtLmDS04Ma7bwAgyWgsTIObkqa/oxprfQq6b53lVHTSWbI Woj/Ch/PS68Ox71y7kr/O6I1FIx1P/zarDtXuFeSc/EQJ+9S3ogZaLcaUZgQ97Uv8oBg tZdz7rwJ8Rcvq8NFnXsxF5pUMV0c/yJQZ3mIm5K703GijgGn9qf3U7BlwNn92CFI+98H 1TKRG2hvYkp9YF+VoHs73vY1WJojxlChqtCawIP8ShbNWOMnpWzuGMWwHamkCUNDoXlG vozg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=XyC9zWg9; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h91si8797922pld.411.2019.02.07.03.17.51; Thu, 07 Feb 2019 03:17:51 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=XyC9zWg9; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727166AbfBGLRt (ORCPT + 7 others); Thu, 7 Feb 2019 06:17:49 -0500 Received: from mail-wr1-f66.google.com ([209.85.221.66]:32881 "EHLO mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727132AbfBGLRs (ORCPT ); Thu, 7 Feb 2019 06:17:48 -0500 Received: by mail-wr1-f66.google.com with SMTP id a16so11145109wrv.0 for ; Thu, 07 Feb 2019 03:17:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=zTy2BpKVewWPthIYhj+giYm90T25s2YtqlFNS6fzNgk=; b=XyC9zWg9AFdlgZd4k8nsOa3FUUuCFOlMLiqENudN3/QyWzHTIofm88YnThWeAkDsMv 6PTv75sudxjnoDY/FUWTjUMsuvUjwYWnReZYrnQirmHg+fzKLeGhHi9JJrjhsuWrXmA+ yUOZXIHmJ6Eja9WSFc3gZSVT54kq33fxhZFB4mERh9uSTZ1L24Ewa0lHqxPKiVBLQNo9 l6k32EFHoLiwAKheI02Ukg0hiOI3CLQCRIy3yBfzzrV+LqtiBd8eaW/tyg3z66Ja7QdJ NZO57UdJOJmBDhJmcaRSMAQ4DEi9zsOJ4QIVmN0Tgw6kYFep7iYxsptFwkEPfvgizCI7 ZPhQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=zTy2BpKVewWPthIYhj+giYm90T25s2YtqlFNS6fzNgk=; b=EkKgAgj3R1eqr2cCBUmvvpUdvZlXLVPR4T4zIbbnjWS9adHY7CSucVZxH/WUv8NfZR fXMWJ/NkAIq9KRXAQlLzMCQGv4f+93JRTU6oWX+HywNaTCccmt04zM0K8qE10DOuHLwK hCAwCHCnWWZ3NuaNe3E31LcsnZimcoUGTmVBGoPNvpPBLG327jYmyyPwbc/Kh8+lLgE4 FvoKWjv7FOsSQjQMWBLNWpqwDJFjJ6pk1MYAeZzcpE1aupKoaS7ATQPgxH8GnPhbxeJn L7M4/1JLICj9PFL5BL7EuAnN6voD5oE3H9CCwJjc+0f0yiQGrOe3yYlVhEQMcBtIX+cS jHUQ== X-Gm-Message-State: AHQUAuZx9GkUd6BFivcON0STQ44NOUN1ER5dpRcqh8iwkEskf0YZWiHl gjgbo9XPQ7PVZjsLTEmKbqmpuw== X-Received: by 2002:adf:f692:: with SMTP id v18mr11177122wrp.229.1549538265496; Thu, 07 Feb 2019 03:17:45 -0800 (PST) Received: from localhost.localdomain (42.red-95-121-90.dynamicip.rima-tde.net. [95.121.90.42]) by smtp.gmail.com with ESMTPSA id a62sm24490224wmf.47.2019.02.07.03.17.44 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 07 Feb 2019 03:17:44 -0800 (PST) From: Jorge Ramirez-Ortiz To: jorge.ramirez-ortiz@linaro.org, robh@kernel.org, bjorn.andersson@linaro.org Cc: swboyd@chromium.org, andy.gross@linaro.org, shawn.guo@linaro.org, gregkh@linuxfoundation.org, mark.rutland@arm.com, kishon@ti.com, jackp@codeaurora.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, khasim.mohammed@linaro.org Subject: [PATCH v4 4/4] phy: qualcomm: usb: Add SuperSpeed PHY driver Date: Thu, 7 Feb 2019 12:17:34 +0100 Message-Id: <20190207111734.24171-5-jorge.ramirez-ortiz@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190207111734.24171-1-jorge.ramirez-ortiz@linaro.org> References: <20190207111734.24171-1-jorge.ramirez-ortiz@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Controls Qualcomm's SS phy 1.0.0 implemented in the QCS404 and some other Qualcomm platforms. Based on Sriharsha Allenki's original code. Signed-off-by: Jorge Ramirez-Ortiz --- drivers/phy/qualcomm/Kconfig | 11 + drivers/phy/qualcomm/Makefile | 1 + drivers/phy/qualcomm/phy-qcom-usb-ss.c | 322 +++++++++++++++++++++++++ 3 files changed, 334 insertions(+) create mode 100644 drivers/phy/qualcomm/phy-qcom-usb-ss.c -- 2.20.1 diff --git a/drivers/phy/qualcomm/Kconfig b/drivers/phy/qualcomm/Kconfig index 32f7d34eb784..a8dc550d25fb 100644 --- a/drivers/phy/qualcomm/Kconfig +++ b/drivers/phy/qualcomm/Kconfig @@ -82,3 +82,14 @@ config PHY_QCOM_USB_HSIC select GENERIC_PHY help Support for the USB HSIC ULPI compliant PHY on QCOM chipsets. + +config PHY_QCOM_USB_SS + tristate "Qualcomm USB SS PHY driver" + depends on ARCH_QCOM || COMPILE_TEST + depends on EXTCON || !EXTCON # if EXTCON=m, this cannot be built-in + select GENERIC_PHY + help + Enable this to support the Super-Speed USB transceiver on Qualcomm + chips. This driver supports the PHY which uses the QSCRATCH-based + register set for its control sequences, normally paired with newer + DWC3-based Super-Speed controllers on Qualcomm SoCs. diff --git a/drivers/phy/qualcomm/Makefile b/drivers/phy/qualcomm/Makefile index c56efd3af205..d594d532d137 100644 --- a/drivers/phy/qualcomm/Makefile +++ b/drivers/phy/qualcomm/Makefile @@ -9,3 +9,4 @@ obj-$(CONFIG_PHY_QCOM_UFS_14NM) += phy-qcom-ufs-qmp-14nm.o obj-$(CONFIG_PHY_QCOM_UFS_20NM) += phy-qcom-ufs-qmp-20nm.o obj-$(CONFIG_PHY_QCOM_USB_HS) += phy-qcom-usb-hs.o obj-$(CONFIG_PHY_QCOM_USB_HSIC) += phy-qcom-usb-hsic.o +obj-$(CONFIG_PHY_QCOM_USB_SS) += phy-qcom-usb-ss.o diff --git a/drivers/phy/qualcomm/phy-qcom-usb-ss.c b/drivers/phy/qualcomm/phy-qcom-usb-ss.c new file mode 100644 index 000000000000..cf3216669f78 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-usb-ss.c @@ -0,0 +1,322 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2012-2014,2017 The Linux Foundation. All rights reserved. + * Copyright (c) 2018, Linaro Limited + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define PHY_CTRL0 0x6C +#define PHY_CTRL1 0x70 +#define PHY_CTRL2 0x74 +#define PHY_CTRL4 0x7C + +/* PHY_CTRL bits */ +#define REF_PHY_EN BIT(0) +#define LANE0_PWR_ON BIT(2) +#define SWI_PCS_CLK_SEL BIT(4) +#define TST_PWR_DOWN BIT(4) +#define PHY_RESET BIT(7) + +#define NUM_BULK_CLKS 3 +#define NUM_BULK_REGS 2 + +struct ssphy_priv { + void __iomem *base; + struct device *dev; + struct reset_control *reset_com; + struct reset_control *reset_phy; + struct regulator_bulk_data regs[NUM_BULK_REGS]; + struct clk_bulk_data clks[NUM_BULK_CLKS]; + struct vbus_regulator { + struct regulator *consumer; + bool voted; /* regulator balancing: extcon controlled voltage */ + } vbus; + enum phy_mode mode; +}; + +static inline void qcom_ssphy_updatel(void __iomem *addr, u32 mask, u32 val) +{ + writel((readl(addr) & ~mask) | val, addr); +} + +static int qcom_ssphy_vbus_enable(struct vbus_regulator *vbus) +{ + int ret; + + if (vbus->voted) + return 0; + + ret = regulator_enable(vbus->consumer); + if (!ret) { + /* use count only increments on success */ + vbus->voted = true; + } + + return ret; +} + +static int qcom_ssphy_vbus_disable(struct vbus_regulator *vbus) +{ + if (!vbus->voted) + return 0; + + vbus->voted = false; + + return regulator_disable(vbus->consumer); +} + +static int qcom_ssphy_vbus_ctrl(struct vbus_regulator *vbus, enum phy_mode mode) +{ + if (mode == PHY_MODE_INVALID) + return 0; + + /* gadget attached */ + if (mode == PHY_MODE_USB_HOST) + return qcom_ssphy_vbus_enable(vbus); + + /* USB_DEVICE: gadget removed: enable detection */ + return qcom_ssphy_vbus_disable(vbus); +} + +static int qcom_ssphy_do_reset(struct ssphy_priv *priv) +{ + int ret; + + if (!priv->reset_com) { + qcom_ssphy_updatel(priv->base + PHY_CTRL1, PHY_RESET, + PHY_RESET); + usleep_range(10, 20); + qcom_ssphy_updatel(priv->base + PHY_CTRL1, PHY_RESET, 0); + } else { + ret = reset_control_assert(priv->reset_com); + if (ret) { + dev_err(priv->dev, "Failed to assert reset com\n"); + return ret; + } + + ret = reset_control_assert(priv->reset_phy); + if (ret) { + dev_err(priv->dev, "Failed to assert reset phy\n"); + return ret; + } + + usleep_range(10, 20); + + ret = reset_control_deassert(priv->reset_com); + if (ret) { + dev_err(priv->dev, "Failed to deassert reset com\n"); + return ret; + } + + ret = reset_control_deassert(priv->reset_phy); + if (ret) { + dev_err(priv->dev, "Failed to deassert reset phy\n"); + return ret; + } + } + + return 0; +} + +static int qcom_ssphy_power_on(struct phy *phy) +{ + struct ssphy_priv *priv = phy_get_drvdata(phy); + int ret; + + ret = regulator_bulk_enable(NUM_BULK_REGS, priv->regs); + if (ret) + return ret; + + ret = clk_bulk_prepare_enable(NUM_BULK_CLKS, priv->clks); + if (ret) + goto err_disable_regulator; + + /* depending on the extcon reported mode, enable or disable vbus */ + ret = qcom_ssphy_vbus_ctrl(&priv->vbus, priv->mode); + if (ret) + goto err_disable_clock; + + ret = qcom_ssphy_do_reset(priv); + if (ret) + goto err_disable_vbus; + + writeb(SWI_PCS_CLK_SEL, priv->base + PHY_CTRL0); + qcom_ssphy_updatel(priv->base + PHY_CTRL4, LANE0_PWR_ON, LANE0_PWR_ON); + qcom_ssphy_updatel(priv->base + PHY_CTRL2, REF_PHY_EN, REF_PHY_EN); + qcom_ssphy_updatel(priv->base + PHY_CTRL4, TST_PWR_DOWN, 0); + + return 0; + +err_disable_vbus: + qcom_ssphy_vbus_disable(&priv->vbus); +err_disable_clock: + clk_bulk_disable_unprepare(NUM_BULK_CLKS, priv->clks); +err_disable_regulator: + regulator_bulk_disable(NUM_BULK_REGS, priv->regs); + + return ret; +} + +static int qcom_ssphy_power_off(struct phy *phy) +{ + struct ssphy_priv *priv = phy_get_drvdata(phy); + + qcom_ssphy_updatel(priv->base + PHY_CTRL4, LANE0_PWR_ON, 0); + qcom_ssphy_updatel(priv->base + PHY_CTRL2, REF_PHY_EN, 0); + qcom_ssphy_updatel(priv->base + PHY_CTRL4, TST_PWR_DOWN, TST_PWR_DOWN); + + clk_bulk_disable_unprepare(NUM_BULK_CLKS, priv->clks); + regulator_bulk_disable(NUM_BULK_REGS, priv->regs); + qcom_ssphy_vbus_disable(&priv->vbus); + + return 0; +} + +static int qcom_ssphy_init_clock(struct ssphy_priv *priv) +{ + priv->clks[0].id = "ref"; + priv->clks[1].id = "phy"; + priv->clks[2].id = "pipe"; + + return devm_clk_bulk_get(priv->dev, NUM_BULK_CLKS, priv->clks); +} + +static int qcom_ssphy_init_regulator(struct ssphy_priv *priv) +{ + int ret; + + priv->regs[0].supply = "vdd"; + priv->regs[1].supply = "vdda1p8"; + ret = devm_regulator_bulk_get(priv->dev, NUM_BULK_REGS, priv->regs); + if (ret) { + if (ret != -EPROBE_DEFER) + dev_err(priv->dev, "Failed to get regulators\n"); + return ret; + } + + priv->vbus.voted = false; + priv->vbus.consumer = devm_regulator_get(priv->dev, "vbus"); + if (IS_ERR(priv->vbus.consumer)) { + ret = PTR_ERR(priv->vbus.consumer); + if (ret != -EPROBE_DEFER) + dev_err(priv->dev, "Failed to get vbus regulator\n"); + } + + return ret; +} + +static int qcom_ssphy_init_reset(struct ssphy_priv *priv) +{ + priv->reset_com = devm_reset_control_get_optional(priv->dev, "com"); + if (IS_ERR(priv->reset_com)) { + dev_err(priv->dev, "Failed to get reset control com\n"); + return PTR_ERR(priv->reset_com); + } + + if (priv->reset_com) { + /* if reset_com is present, reset_phy is no longer optional */ + priv->reset_phy = devm_reset_control_get(priv->dev, "phy"); + if (IS_ERR(priv->reset_phy)) { + dev_err(priv->dev, "Failed to get reset control phy\n"); + return PTR_ERR(priv->reset_phy); + } + } + + return 0; +} + +static int qcom_ssphy_set_mode(struct phy *phy, enum phy_mode mode, int submode) +{ + struct ssphy_priv *priv = phy_get_drvdata(phy); + + if (mode != PHY_MODE_USB_HOST && mode != PHY_MODE_USB_DEVICE) + return -EINVAL; + + priv->mode = mode; + dev_dbg(priv->dev, "mode %d\n", mode); + + return qcom_ssphy_vbus_ctrl(&priv->vbus, priv->mode); +} + +static const struct phy_ops qcom_ssphy_ops = { + .set_mode = qcom_ssphy_set_mode, + .power_off = qcom_ssphy_power_off, + .power_on = qcom_ssphy_power_on, + .owner = THIS_MODULE, +}; + +static int qcom_ssphy_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct phy_provider *provider; + struct ssphy_priv *priv; + struct resource *res; + struct phy *phy; + int ret; + + priv = devm_kzalloc(dev, sizeof(struct ssphy_priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->dev = dev; + priv->mode = PHY_MODE_INVALID; + + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + priv->base = devm_ioremap_resource(dev, res); + if (IS_ERR(priv->base)) + return PTR_ERR(priv->base); + + ret = qcom_ssphy_init_clock(priv); + if (ret) + return ret; + + ret = qcom_ssphy_init_reset(priv); + if (ret) + return ret; + + ret = qcom_ssphy_init_regulator(priv); + if (ret) + return ret; + + phy = devm_phy_create(dev, dev->of_node, &qcom_ssphy_ops); + if (IS_ERR(phy)) { + dev_err(dev, "Failed to create the SS phy\n"); + return PTR_ERR(phy); + } + + phy_set_drvdata(phy, priv); + + provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate); + + return PTR_ERR_OR_ZERO(provider); +} + +static const struct of_device_id qcom_ssphy_match[] = { + { .compatible = "qcom,snps-usb-ssphy", }, + { }, +}; +MODULE_DEVICE_TABLE(of, qcom_ssphy_match); + +static struct platform_driver qcom_ssphy_driver = { + .probe = qcom_ssphy_probe, + .driver = { + .name = "qcom_snps_usb_ssphy", + .of_match_table = qcom_ssphy_match, + }, +}; +module_platform_driver(qcom_ssphy_driver); + +MODULE_DESCRIPTION("Qualcomm SuperSpeed USB PHY driver"); +MODULE_LICENSE("GPL v2");