From patchwork Thu Jun 6 16:30:42 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Grygorii Strashko X-Patchwork-Id: 165997 Delivered-To: patch@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp9012922ili; Thu, 6 Jun 2019 09:31:50 -0700 (PDT) X-Google-Smtp-Source: APXvYqwL0/YOUUrsDjINE7oyF6jRErQ6FUj6obT4qsx4irt47fRUiiWSfgJfmCSdxHGMqgqI1nA3 X-Received: by 2002:a62:5e06:: with SMTP id s6mr55459236pfb.193.1559838710071; Thu, 06 Jun 2019 09:31:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559838710; cv=none; d=google.com; s=arc-20160816; b=cAca8r/9OyACJipD2ET6eAPYPNPnxlinu/vYjnB8ewP9+FGToeklS0snRVWs8k3KZ0 boqPDYrMdYbtvneAFLnjm4rfnW0rIqvR4wybw2NnvQhTCA1PU35vY+xq05b/+gTxBkZG EIxaDdpTJVNpuYNEXhfVFmDLZhvu1NCIPJZxzL5Nqe5mlX6QXcJj2nlRYjme/27/7ogs XeXFBdvyEYs92Xuf7ee2oAGUhZmz9s26xcc3wHferxYTlO0c2QLe8xlGKEkTzdjQocyo isSPzF4XokZs1E2LcfUuE01SGkXudm4edVLVg0kvKNOjrhIsLqZf4S6X/3EGr7JYpyeS J26A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=RXWt2LbpLPn0rXtjpPJnTNrrxvuLwZ56OSKRoHCUfOs=; b=a2nbq1if5uv/BQ8Mq/+pgTRBx63grrYbmhadBOVksx5Wjufqg0ca4muIGnIOGX2Yra 1f9h6mce2t/zlOmGMcfeu1PSsqvni2GCKRyGLnveAY1gWoX3MVeJiLSSiFLYWlnTdr3A aMB7oL9GZbmpj3CCAhPe10zVRjhKA1G10nTu4FgjyH4EsgVpV2TMz5qwJvrn9c2fJxyb qihGhc0PUFkWwRrfCBWu0h6cQvSWBetRYLVQFu1SFviPXE/uMXXJVP+HY1AU/sFgAKFa qTt3KflcrocOKuMrkoG6oG4xu0Y6QoFTrp+my4TMB2fhADwC5bWdFDUPeEvbzETHOA9k O9Og== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Y1T25S2A; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r185si2336198pgr.10.2019.06.06.09.31.49; Thu, 06 Jun 2019 09:31:50 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Y1T25S2A; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729745AbfFFQbt (ORCPT + 8 others); Thu, 6 Jun 2019 12:31:49 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:50282 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727085AbfFFQbt (ORCPT ); Thu, 6 Jun 2019 12:31:49 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id x56GVTcM108178; Thu, 6 Jun 2019 11:31:29 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1559838689; bh=RXWt2LbpLPn0rXtjpPJnTNrrxvuLwZ56OSKRoHCUfOs=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Y1T25S2AnR2A5R/2Wwtj1COOnzWoOe62AHBTrJnvTlTVQo9acpstmljZdPNJI+9I0 2O9PJ6irVjO5Y+8332kE/hKnAW8CCGVB1VPhulyYrNVQT6tN4Mfhvc+OdpcDC8LSCT 0e9v7SjaoFXSigQcsFbYToM5C6anMNTd0VdOzXyo= Received: from DLEE112.ent.ti.com (dlee112.ent.ti.com [157.170.170.23]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x56GVTlX083105 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 6 Jun 2019 11:31:29 -0500 Received: from DLEE114.ent.ti.com (157.170.170.25) by DLEE112.ent.ti.com (157.170.170.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Thu, 6 Jun 2019 11:31:28 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Thu, 6 Jun 2019 11:31:28 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id x56GVRZv045222; Thu, 6 Jun 2019 11:31:28 -0500 From: Grygorii Strashko To: "David S. Miller" , Santosh Shilimkar , Richard Cochran , Rob Herring CC: Sekhar Nori , Murali Karicheri , Wingman Kwok , , , , , Grygorii Strashko Subject: [PATCH net-next v2 05/10] ARM: dts: keystone-clocks: add input fixed clocks Date: Thu, 6 Jun 2019 19:30:42 +0300 Message-ID: <20190606163047.31199-6-grygorii.strashko@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190606163047.31199-1-grygorii.strashko@ti.com> References: <20190606163047.31199-1-grygorii.strashko@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add set of fixed, external input clocks definitions for TIMI0, TIMI1, TSREFCLK clocks. Such clocks can be used as reference clocks for some HW modules (as cpts, for example) by configuring corresponding clock muxes. For these clocks real frequencies have to be defined in board files. Signed-off-by: Grygorii Strashko Acked-by: Richard Cochran --- arch/arm/boot/dts/keystone-clocks.dtsi | 27 ++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) -- 2.17.1 diff --git a/arch/arm/boot/dts/keystone-clocks.dtsi b/arch/arm/boot/dts/keystone-clocks.dtsi index 457515b0736a..0397c3423d2d 100644 --- a/arch/arm/boot/dts/keystone-clocks.dtsi +++ b/arch/arm/boot/dts/keystone-clocks.dtsi @@ -408,4 +408,31 @@ clocks { reg-names = "control", "domain"; domain-id = <0>; }; + + /* + * Below are set of fixed, input clocks definitions, + * for which real frequencies have to be defined in board files. + * Those clocks can be used as reference clocks for some HW modules + * (as cpts, for example) by configuring corresponding clock muxes. + */ + timi0: timi0 { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <0>; + clock-output-names = "timi0"; + }; + + timi1: timi1 { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <0>; + clock-output-names = "timi1"; + }; + + tsrefclk: tsrefclk { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <0>; + clock-output-names = "tsrefclk"; + }; };