From patchwork Tue Dec 31 17:24:58 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 182682 Delivered-To: patch@linaro.org Received: by 2002:a92:815a:0:0:0:0:0 with SMTP id e87csp7817781ild; Tue, 31 Dec 2019 09:25:18 -0800 (PST) X-Google-Smtp-Source: APXvYqyjyPZofnJ/fhWSRBQnrOmJ9mEINIM5BCXLs56/YDtUJzBtFqjLMpFuXD5EO8KGAurISKcE X-Received: by 2002:aa7:d2c1:: with SMTP id k1mr77218218edr.29.1577813118639; Tue, 31 Dec 2019 09:25:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1577813118; cv=none; d=google.com; s=arc-20160816; b=t5b7w2FtGQUUPgVcIAoGsSFHx/rTlscFxVvvC5eH51tw4VQIybjvyodfKn1xX5824Q 4Nf85cGEO0qdIk2y8mhMmsDNpfmgY65gEnJPrzsw86fEQ117K4Ulb3z9ULv4j6rLTG3y OkSSlIV+Y2F2IkYFbwbdwV6qxQnMOkNXVZRxnux95DfjYmb3sOsDACHfvlKqC68O+ll5 nygfulaN+SsMWNsUN7uZKUuE8Htrq9C7Nbhr7mf4FcS8no1bMl4H1CQHohg8Q6yEE8Ke ME6OBueeuKoc7qi0tFxoDRx8DrMGp134dRYqnOr0cMcUoCGEpK0sHYHZNkdrZXSdvAPD eynw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=nfsW3RUqmm/72dG11g9WAVGCUYY87NQrPwAvjG+FAtQ=; b=vEyXXRv/z5RLBdYXDtiQkJZ5MBlTwvCs24X1XyXuG/m3F0gzlzgSLb/vrs+p6AYJ/J hPnkONqf9wcuOtkDFk5BFpLGi2tgSH7/cFbwKl8GX6/yZT6Vbttvb0OtH03Faw734Lv7 G/iZScCdk32/fAzoZr1+vfc2QfW69BXqbojmU9L6QzsEB8PqjIQQFZAKCC+nNnohJ47A tL6Asobm6cpQkh8IjubAH8vNQxcvzLGirPcSkYQTsmddYonsx3rsVNb96tWGU/t6vHLo JHaRIVyJc5s8CFWPzzAZ92jRTSTZ1fVN0ZE8hMt9jDjTLtEZzn3/k2vGqkpsSX9NQmP1 lbCg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=XpsqTVOB; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s17si29221969ejj.5.2019.12.31.09.25.18; Tue, 31 Dec 2019 09:25:18 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=XpsqTVOB; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727198AbfLaRZQ (ORCPT + 8 others); Tue, 31 Dec 2019 12:25:16 -0500 Received: from mail-lf1-f66.google.com ([209.85.167.66]:42203 "EHLO mail-lf1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727200AbfLaRZM (ORCPT ); Tue, 31 Dec 2019 12:25:12 -0500 Received: by mail-lf1-f66.google.com with SMTP id y19so27339092lfl.9 for ; Tue, 31 Dec 2019 09:25:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=nfsW3RUqmm/72dG11g9WAVGCUYY87NQrPwAvjG+FAtQ=; b=XpsqTVOBlVSZBnmN/YNvyt2AnhiG8XFh3zasQySOFZgn2QK8mLXa5cQaP1lSLaAzMi t8f6fhwvARcymcAanndNLA00kee16kM22/ZEpG4J8kD2MOzMCvZiRTNXuRQV2UrfFz3r MHITETyi3Sjtp3Ah/3N1xjoHK4lJ95260E8DoDSuObK+fcsu5PNSn37dMBRl2qXiGjw2 6hPVCPeaH6Vt4udGvBt6YGI3eYoLZ06UEOJ8Xhndt8aFPxBbrAQFCmKH0lnuicaGe3vT KFnFCtywlONYSenB93XFdE51/NwUjBvAlh/K2OokkRZicPVz//zQaNpsgtsqnKLlk1kS XHIA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=nfsW3RUqmm/72dG11g9WAVGCUYY87NQrPwAvjG+FAtQ=; b=Pjmz4w0EGCW+eDTdK0Rms42FxLfoTp8KJMdd5OmeamYt9KXdhdb6TtB26JvG9gQxnh Jow9YGL91UQhdXkiqoeZJiiEFjlEf2aPJnFdjzIzmmoibmDy9lRLfRMew0KPj22+qTDS v+bDB17M+measi3XMr2sZUWRuNwQ/z+ojtHMTYHl8tY1Qm5svqitKvRfmbVrpBPuMIiv maqVFKyO9od6MV2MSOZS2PSoOJUIL8DwZaeBP3X+AsrkeBMZO/Ts+noLCoMy8EdK3FeG 6as2T6h1ZI90ePJabKklogvCsCHgNt/YntVajflqDAnfjYmwsq0mOku+VzNBNPnwKuzr 9apw== X-Gm-Message-State: APjAAAXHWH6Ih9afvz0V8+KxW/cwR2K25sK9yX8EnwF62n4hJcbck/sW ePztcYD034LwB8tE4KMo1fT4OQ== X-Received: by 2002:ac2:51de:: with SMTP id u30mr41227104lfm.69.1577813109720; Tue, 31 Dec 2019 09:25:09 -0800 (PST) Received: from localhost.bredbandsbolaget (c-5ac9225c.014-348-6c756e10.bbcust.telenor.se. [92.34.201.90]) by smtp.gmail.com with ESMTPSA id z11sm16991572ljc.97.2019.12.31.09.25.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Dec 2019 09:25:09 -0800 (PST) From: Linus Walleij To: Rob Herring , devicetree@vger.kernel.org, Jens Axboe Cc: linux-ide@vger.kernel.org, Linus Walleij , device@vger.kernel.org Subject: [PATCH 2/2] dt-bindings: Convert Faraday FTIDE010 to DT schema Date: Tue, 31 Dec 2019 18:24:58 +0100 Message-Id: <20191231172458.25984-2-linus.walleij@linaro.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20191231172458.25984-1-linus.walleij@linaro.org> References: <20191231172458.25984-1-linus.walleij@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This uses the new pata-sata-controller.yaml schema to convert the Faraday FTIDE010 to DT schema. Cc: Rob Herring Cc: device@vger.kernel.org Signed-off-by: Linus Walleij --- .../bindings/ata/faraday,ftide010.txt | 38 -------- .../bindings/ata/faraday,ftide010.yaml | 89 +++++++++++++++++++ 2 files changed, 89 insertions(+), 38 deletions(-) delete mode 100644 Documentation/devicetree/bindings/ata/faraday,ftide010.txt create mode 100644 Documentation/devicetree/bindings/ata/faraday,ftide010.yaml -- 2.21.0 diff --git a/Documentation/devicetree/bindings/ata/faraday,ftide010.txt b/Documentation/devicetree/bindings/ata/faraday,ftide010.txt deleted file mode 100644 index a0c64a29104d..000000000000 --- a/Documentation/devicetree/bindings/ata/faraday,ftide010.txt +++ /dev/null @@ -1,38 +0,0 @@ -* Faraday Technology FTIDE010 PATA controller - -This controller is the first Faraday IDE interface block, used in the -StorLink SL2312 and SL3516, later known as the Cortina Systems Gemini -platform. The controller can do PIO modes 0 through 4, Multi-word DMA -(MWDM)modes 0 through 2 and Ultra DMA modes 0 through 6. - -On the Gemini platform, this PATA block is accompanied by a PATA to -SATA bridge in order to support SATA. This is why a phandle to that -controller is compulsory on that platform. - -The timing properties are unique per-SoC, not per-board. - -Required properties: -- compatible: should be one of - "cortina,gemini-pata", "faraday,ftide010" - "faraday,ftide010" -- interrupts: interrupt for the block -- reg: registers and size for the block - -Optional properties: -- clocks: a SoC clock running the peripheral. -- clock-names: should be set to "PCLK" for the peripheral clock. - -Required properties for "cortina,gemini-pata" compatible: -- sata: a phande to the Gemini PATA to SATA bridge, see - cortina,gemini-sata-bridge.txt for details. - -Example: - -ata@63000000 { - compatible = "cortina,gemini-pata", "faraday,ftide010"; - reg = <0x63000000 0x100>; - interrupts = <4 IRQ_TYPE_EDGE_RISING>; - clocks = <&gcc GEMINI_CLK_GATE_IDE>; - clock-names = "PCLK"; - sata = <&sata>; -}; diff --git a/Documentation/devicetree/bindings/ata/faraday,ftide010.yaml b/Documentation/devicetree/bindings/ata/faraday,ftide010.yaml new file mode 100644 index 000000000000..65be218382e4 --- /dev/null +++ b/Documentation/devicetree/bindings/ata/faraday,ftide010.yaml @@ -0,0 +1,89 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/ata/faraday,ftide010.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Faraday Technology FTIDE010 PATA controller + +maintainers: + - Linus Walleij + +description: | + This controller is the first Faraday IDE interface block, used in the + StorLink SL3512 and SL3516, later known as the Cortina Systems Gemini + platform. The controller can do PIO modes 0 through 4, Multi-word DMA + (MWDM) modes 0 through 2 and Ultra DMA modes 0 through 6. + + On the Gemini platform, this PATA block is accompanied by a PATA to + SATA bridge in order to support SATA. This is why a phandle to that + controller is compulsory on that platform. + + The timing properties are unique per-SoC, not per-board. + +properties: + compatible: + oneOf: + - const: faraday,ftide010 + - items: + - const: cortina,gemini-pata + - const: faraday,ftide010 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + minItems: 1 + + clock-names: + const: PCLK + + sata: + description: + phandle to the Gemini PATA to SATA bridge, if available + $ref: /schemas/types.yaml#/definitions/phandle + +required: + - compatible + - reg + - interrupts + +allOf: + - $ref: pata-sata-common.yaml# + + - if: + properties: + compatible: + contains: + const: cortina,gemini-pata + + then: + required: + - sata + +examples: + - | + #include + #include + + pata-controller@63000000 { + compatible = "cortina,gemini-pata", "faraday,ftide010"; + reg = <0x63000000 0x100>; + interrupts = <4 IRQ_TYPE_EDGE_RISING>; + clocks = <&gcc GEMINI_CLK_GATE_IDE>; + clock-names = "PCLK"; + sata = <&sata>; + #address-cells = <1>; + #size-cells = <0>; + drive@0 { + reg = <0>; + }; + drive@1 { + reg = <1>; + }; + }; + +...