From patchwork Tue Jun 30 09:27:27 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Roger Quadros X-Patchwork-Id: 192059 Delivered-To: patch@linaro.org Received: by 2002:a92:d244:0:0:0:0:0 with SMTP id v4csp3645557ilg; Tue, 30 Jun 2020 02:27:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxSE5iT2P2ED+QBohzS/5HqmtbLLhuHnklGYlPGZXQHR8HzYEEOt/+2iQfmPGMxfb+0Year X-Received: by 2002:a17:906:1e85:: with SMTP id e5mr9742718ejj.76.1593509269309; Tue, 30 Jun 2020 02:27:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593509269; cv=none; d=google.com; s=arc-20160816; b=COsjOs2miLe8t0JkBO0hIfPWrvw2g6vnbEZlG++Z5B+ENE8b+wVU7ounFUciqvS8iF 53xtzjIxIg60T2sUpVE2200Str8pymdv+SbK3bxijR80uBsHhGzZtLhEsj6jSiOcO5R/ DaDbopYA9cKRnsaoePAuo02AN5xmPHX+z9Ei9IgILPce04eB4U86WJAZicE9H9R8Jdah D8RZ8hCXbNma0LAveAKtmrXi9hcmJiDUBHTC7VFDi46MhiKpyI/VbABLqkqKGVO4Mrzi VQi9LIFips25QvHNOY/+4tigiy2+fQ+rbqsOIq2bcwB3Dmb/flMSbcWmaA+bK5wdk+8e bNrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=pvl+6jxJ10VHtJcOvzDKdRz7owlVjuvry8eZ4PbPrnE=; b=RoBROlq2rEwY9rxf39pcJpPPOxkUMEuqaj03P3iHoGDbiZHAlNNr8IXEbzRzzXIgSS FNnc+59Qd7BH6eSF8KDIHM6/ontFaHwfa5CrEIekdpc7P6TCmEwB+nnS9HDW/D6igTcl YwU+R5zSTtRolAZ8zRKFmAMyzN91Hwx18ZeED+2qtHrhMpnFwXarnwKKN1/wsFZg5n7U HSis8LV+dm6kl49u3QWZncqlfG+O3PXfKL4Dw+suIim1lY1njHoCRnoo8y71qo/1kHsl Ba8J7a7WCTwv/kdtfpM+Q2edi8Cqe5KvDYgazxHlxdWsVZFsRrUxoYNUTUxwu3V7c1A6 56fw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=dNZsMCPM; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id o16si1418394edv.45.2020.06.30.02.27.49; Tue, 30 Jun 2020 02:27:49 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=dNZsMCPM; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731977AbgF3J1l (ORCPT + 6 others); Tue, 30 Jun 2020 05:27:41 -0400 Received: from lelv0142.ext.ti.com ([198.47.23.249]:36016 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731958AbgF3J1h (ORCPT ); Tue, 30 Jun 2020 05:27:37 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 05U9RZxE101555; Tue, 30 Jun 2020 04:27:35 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1593509255; bh=pvl+6jxJ10VHtJcOvzDKdRz7owlVjuvry8eZ4PbPrnE=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=dNZsMCPMx0SH6kM39AN+AGCidw746KQGm9hrsBbVWIvVwAiB2/y4lR8dXKmH1ro/o j07RQiUpBhRhIkgTojEK55aE+ojLl1u/M+LFh4kx6H9cSlPwn2FFm7xab8+EkMnNfA NGcP8duGPlxc7vluKGq47ip9o/yb+AV9FjrdjEwc= Received: from DFLE114.ent.ti.com (dfle114.ent.ti.com [10.64.6.35]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 05U9RZ4l123422 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 30 Jun 2020 04:27:35 -0500 Received: from DFLE115.ent.ti.com (10.64.6.36) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Tue, 30 Jun 2020 04:27:35 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Tue, 30 Jun 2020 04:27:34 -0500 Received: from lta0400828a.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 05U9RUU5003947; Tue, 30 Jun 2020 04:27:33 -0500 From: Roger Quadros To: CC: , , , , , Roger Quadros Subject: [PATCH v3 1/3] dt-binding: phy: convert ti,omap-usb2 to YAML Date: Tue, 30 Jun 2020 12:27:27 +0300 Message-ID: <20200630092729.15346-2-rogerq@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200630092729.15346-1-rogerq@ti.com> References: <20200630092729.15346-1-rogerq@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Move ti,omap-usb2 to its own YAML schema. Signed-off-by: Roger Quadros Reviewed-by: Rob Herring --- .../devicetree/bindings/phy/ti,omap-usb2.yaml | 69 +++++++++++++++++++ .../devicetree/bindings/phy/ti-phy.txt | 37 ---------- 2 files changed, 69 insertions(+), 37 deletions(-) create mode 100644 Documentation/devicetree/bindings/phy/ti,omap-usb2.yaml -- Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki diff --git a/Documentation/devicetree/bindings/phy/ti,omap-usb2.yaml b/Documentation/devicetree/bindings/phy/ti,omap-usb2.yaml new file mode 100644 index 000000000000..8df74629dc55 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/ti,omap-usb2.yaml @@ -0,0 +1,69 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/ti,omap-usb2.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: OMAP USB2 PHY + +maintainers: + - Kishon Vijay Abraham I + - Roger Quadros + +properties: + compatible: + items: + - enum: + - ti,dra7x-usb2 + - ti,dra7x-usb2-phy2a + - ti,am654-usb2 + - enum: + - ti,omap-usb2 + + reg: + maxItems: 1 + + '#phy-cells': + const: 0 + + clocks: + minItems: 1 + items: + - description: wakeup clock + - description: reference clock + + clock-names: + minItems: 1 + items: + - const: wkupclk + - const: refclk + + syscon-phy-power: + $ref: /schemas/types.yaml#definitions/phandle-array + description: + phandle/offset pair. Phandle to the system control module and + register offset to power on/off the PHY. + + ctrl-module: + $ref: /schemas/types.yaml#definitions/phandle + description: + (deprecated) phandle of the control module used by PHY driver + to power on the PHY. Use syscon-phy-power instead. + +required: + - compatible + - reg + - '#phy-cells' + - clocks + - clock-names + +examples: + - | + usb0_phy: phy@4100000 { + compatible = "ti,am654-usb2", "ti,omap-usb2"; + reg = <0x0 0x4100000 0x0 0x54>; + syscon-phy-power = <&scm_conf 0x4000>; + clocks = <&k3_clks 151 0>, <&k3_clks 151 1>; + clock-names = "wkupclk", "refclk"; + #phy-cells = <0>; + }; diff --git a/Documentation/devicetree/bindings/phy/ti-phy.txt b/Documentation/devicetree/bindings/phy/ti-phy.txt index 8f93c3b694a7..60c9d0ac75e6 100644 --- a/Documentation/devicetree/bindings/phy/ti-phy.txt +++ b/Documentation/devicetree/bindings/phy/ti-phy.txt @@ -27,43 +27,6 @@ omap_control_usb: omap-control-usb@4a002300 { reg-names = "otghs_control"; }; -OMAP USB2 PHY - -Required properties: - - compatible: Should be "ti,omap-usb2" - Should be "ti,dra7x-usb2" for the 1st instance of USB2 PHY on - DRA7x - Should be "ti,dra7x-usb2-phy2" for the 2nd instance of USB2 PHY - in DRA7x - Should be "ti,am654-usb2" for the USB2 PHYs on AM654. - - reg : Address and length of the register set for the device. - - #phy-cells: determine the number of cells that should be given in the - phandle while referencing this phy. - - clocks: a list of phandles and clock-specifier pairs, one for each entry in - clock-names. - - clock-names: should include: - * "wkupclk" - wakeup clock. - * "refclk" - reference clock (optional). - -Deprecated properties: - - ctrl-module : phandle of the control module used by PHY driver to power on - the PHY. - -Recommended properies: -- syscon-phy-power : phandle/offset pair. Phandle to the system control - module and the register offset to power on/off the PHY. - -This is usually a subnode of ocp2scp to which it is connected. - -usb2phy@4a0ad080 { - compatible = "ti,omap-usb2"; - reg = <0x4a0ad080 0x58>; - ctrl-module = <&omap_control_usb>; - #phy-cells = <0>; - clocks = <&usb_phy_cm_clk32k>, <&usb_otg_ss_refclk960m>; - clock-names = "wkupclk", "refclk"; -}; - TI PIPE3 PHY Required properties: