From patchwork Thu Jul 23 15:26:35 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 247089 Delivered-To: patch@linaro.org Received: by 2002:a92:d244:0:0:0:0:0 with SMTP id v4csp1587253ilg; Thu, 23 Jul 2020 08:27:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwzfvRj4sbOUwVPFjsYvJblsW72P46/ZcSCTf3Ef7Tv2xmEwt/wMmqIIZt9Cg6oXdteoFIX X-Received: by 2002:a17:906:b313:: with SMTP id n19mr4725429ejz.325.1595518039440; Thu, 23 Jul 2020 08:27:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595518039; cv=none; d=google.com; s=arc-20160816; b=lmXbJF7s3ZHtBivIuUGbMM3xzDSv1m/OuWC+lLb6OdrzwGELJgWbVKoR5zW8q2Eyzd ys6q2C9ARzxXn96Vwq0ur+JlG7eSCp7rDtA0/NMfyiAj7G/5fR4y33slfsgYZyy4+b9u TzpF3QZD87ZaBMUS2njDSGx2BxlYS84Qmwif2Za5PuoFvibdZTBha7toLfyRNzSqmzzo KC9zzP0Ojwkf0VW/HzXXaqDbmQyWpT0VU7qk/3XepCE9MAzydVk1HteKMwwYUoL2/KkD WSHSwvLljriMsHEpj91223HaZmvVUhOZqxLOATvEQ9OOQ2yqbiA5LdetPKvHjv3oC1pK ZUow== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=tsnEVgbRFSFGMlt+VQiCkCrNIR6sMOUDqSqxuXgPGHg=; b=gnrKxgENR/3TTyvwDW9blijYzbNfMDT4LauSCn7WNun2XzqIqvJ0MGKcQhoC0RUuoR 0cwTYSav6kJisoUP0WLnF2gQbx4LYWsGJQFsfmx4PN3XmHvbPUq3kpJfae+YKX6ZmWUU 0t6U/PuOYTYsBOytRfsllAEcXPgVduPVeN9UzMl1HMSAh2qlOuUmbTMUCfSTvZ0R06cQ 0F75Z7yAKaYM9gni2X3nQ2W3zqdXqbWQQruoHxQ5w4QYTiuikCwvoM9eFJVRo4Xbt+MC jb+vccyCiBO1tOwyblBxF52dc1q6j8RWfNoaVNz9wRFqz+BijR3W6Gmj7U4PpFbOmcbU pLQQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Cr23JDMp; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q22si2240342ejx.87.2020.07.23.08.27.19; Thu, 23 Jul 2020 08:27:19 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Cr23JDMp; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729663AbgGWP1Q (ORCPT + 6 others); Thu, 23 Jul 2020 11:27:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58262 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729650AbgGWP1P (ORCPT ); Thu, 23 Jul 2020 11:27:15 -0400 Received: from mail-wr1-x430.google.com (mail-wr1-x430.google.com [IPv6:2a00:1450:4864:20::430]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A823AC0619DC for ; Thu, 23 Jul 2020 08:27:14 -0700 (PDT) Received: by mail-wr1-x430.google.com with SMTP id a15so5557256wrh.10 for ; Thu, 23 Jul 2020 08:27:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=tsnEVgbRFSFGMlt+VQiCkCrNIR6sMOUDqSqxuXgPGHg=; b=Cr23JDMpVp3xyxtyoT+EoLiJ9Pa1wlSmvjZoMuyWr9grSVVH2eZ8d6Mz9RYQx3dShE FHRuLq1FokYw5DbMWd0gLYqroq82g3o1a2nw7ZBv0+Toro7nJeRhCcSdUjJRKjEK3Nuo sE/WpQrHKgPqtneCrf3NglngiWQ+xxbA/KlSDIuZaUvHbm0YFJPCjGNhWFo+2nMZwxtS Vhd/GT2Mh+IAePtp1ISbMY2GJFY9QX9C2VMejryXYo2FtJpoU+MOsJC+ZG/mERxZOLpS LSKt2dgXAvZa6Hdb88QTB9ynX+VwY7394akSmAmrKsTwgfeAGg42iqO2dH4OexUO0vt8 QRCA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=tsnEVgbRFSFGMlt+VQiCkCrNIR6sMOUDqSqxuXgPGHg=; b=Gc9/TAt6Y2GJ54oDaa7Xw4GdYmQcYau6EBoaZ3WcyUoiNnOpJxrSTT1kqr1eulPG0b o/9CMAHoFxk2GBkYsiuI+NR5pzL6ZsrNcKQXak9PWiMBg8HdInF2iw8MIRyPJwyYNAQx +M1VVKmK4FTNK2hc6Rfnj2kfJeOv/Nd0altIgWqWJGdbG+5NZ1FJ+6GLPOnHx4/ofAYu 32bR5S521QPOKmVX0VldIJEZ2Xr+NBbZ37elxTciCnRR7gcckWJgZOfhoL488j5OmBN5 ugD9AN0YwngFmQhVonjfaoInuqW4ePaPy2Vq9hr2uEcokn630ulmKCmcYoK1AVsFSKJa UbBQ== X-Gm-Message-State: AOAM533L67BEBmqlKWbMfo+D5tsaztXWvghbFGjPtGswRobjMVbvbBJU cbGIgbB+//hfAe1/w4+r4/DDCA== X-Received: by 2002:adf:a351:: with SMTP id d17mr4469464wrb.111.1595518033248; Thu, 23 Jul 2020 08:27:13 -0700 (PDT) Received: from mai.imgcgcw.net ([2a01:e34:ed2f:f020:dca7:8d30:33fa:daac]) by smtp.gmail.com with ESMTPSA id g145sm5963491wmg.23.2020.07.23.08.27.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Jul 2020 08:27:12 -0700 (PDT) From: Daniel Lezcano To: tglx@linutronix.de Cc: =?utf-8?b?5ZGo55Cw5p2wIChaaG91IFlhbmppZSk=?= , =?utf-8?b?5ZGo5q2j?= , Paul Cercueil , Rob Herring , Rob Herring , linux-kernel@vger.kernel.org (open list:CLOCKSOURCE, CLOCKEVENT DRIVERS), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS) Subject: [PATCH 15/16] dt-bindings: timer: Add Ingenic X1000 OST bindings. Date: Thu, 23 Jul 2020 17:26:35 +0200 Message-Id: <20200723152639.639771-15-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200723152639.639771-1-daniel.lezcano@linaro.org> References: <1b1122f4-bce9-f349-e602-ed8e14cbb501@linaro.org> <20200723152639.639771-1-daniel.lezcano@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: 周琰杰 (Zhou Yanjie) Add the OST bindings for the X1000 SoC from Ingenic. Tested-by: 周正 (Zhou Zheng) Signed-off-by: 周琰杰 (Zhou Yanjie) Reviewed-by: Paul Cercueil Reviewed-by: Rob Herring Signed-off-by: Daniel Lezcano Link: https://lore.kernel.org/r/20200722171804.97559-2-zhouyanjie@wanyeetech.com --- .../bindings/timer/ingenic,sysost.yaml | 63 +++++++++++++++++++ include/dt-bindings/clock/ingenic,sysost.h | 12 ++++ 2 files changed, 75 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/ingenic,sysost.yaml create mode 100644 include/dt-bindings/clock/ingenic,sysost.h -- 2.25.1 diff --git a/Documentation/devicetree/bindings/timer/ingenic,sysost.yaml b/Documentation/devicetree/bindings/timer/ingenic,sysost.yaml new file mode 100644 index 000000000000..df3eb76045e0 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/ingenic,sysost.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/ingenic,sysost.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Bindings for SYSOST in Ingenic XBurst family SoCs + +maintainers: + - 周琰杰 (Zhou Yanjie) + +description: + The SYSOST in an Ingenic SoC provides one 64bit timer for clocksource + and one or more 32bit timers for clockevent. + +properties: + "#clock-cells": + const: 1 + + compatible: + enum: + - ingenic,x1000-ost + - ingenic,x2000-ost + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + const: ost + + interrupts: + maxItems: 1 + +required: + - "#clock-cells" + - compatible + - reg + - clocks + - clock-names + - interrupts + +additionalProperties: false + +examples: + - | + #include + + ost: timer@12000000 { + compatible = "ingenic,x1000-ost"; + reg = <0x12000000 0x3c>; + + #clock-cells = <1>; + + clocks = <&cgu X1000_CLK_OST>; + clock-names = "ost"; + + interrupt-parent = <&cpuintc>; + interrupts = <3>; + }; +... diff --git a/include/dt-bindings/clock/ingenic,sysost.h b/include/dt-bindings/clock/ingenic,sysost.h new file mode 100644 index 000000000000..9ac88e90babf --- /dev/null +++ b/include/dt-bindings/clock/ingenic,sysost.h @@ -0,0 +1,12 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * This header provides clock numbers for the ingenic,tcu DT binding. + */ + +#ifndef __DT_BINDINGS_CLOCK_INGENIC_OST_H__ +#define __DT_BINDINGS_CLOCK_INGENIC_OST_H__ + +#define OST_CLK_PERCPU_TIMER 0 +#define OST_CLK_GLOBAL_TIMER 1 + +#endif /* __DT_BINDINGS_CLOCK_INGENIC_OST_H__ */