From patchwork Tue Sep 1 14:06:28 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 248932 Delivered-To: patch@linaro.org Received: by 2002:a17:906:6447:0:0:0:0 with SMTP id l7csp3711341ejn; Tue, 1 Sep 2020 09:01:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzJaRO7PzDjljrsFBbjF3gPwdOj9OKBJ8fmeQg6Wc/JRXY7jqMmCgEoyCjwnUDmZC6dXnGQ X-Received: by 2002:a05:6402:1254:: with SMTP id l20mr2369454edw.312.1598976110612; Tue, 01 Sep 2020 09:01:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598976110; cv=none; d=google.com; s=arc-20160816; b=QkmyFoBOPufGvGVqKiH0IT/Kk4taPcx4EFkjdYJavJFQ+3Flc2S+jCTCDr4H61Fkv8 8vZVpEo3dvFQEl5sEVTMkFB1sEgKnz/ISa7AJsxUCqVm9bFDSsqFLzI49EQNc5PkoRdf vbVlA87HIFpe8eWEtf/Kq834xWCukYitPA/dc3SXaQK8UjNZwy++YN88e6gBA5YsyNoc SPk5RkxWDUMrCsY8pTZwBV8t3zDLtzaWnn2ejsRYSxFXR1JlmGCGge0/UY6MbPWPl4KX 9GBz28MI9cHMdd2C4WztlzSSRuNOBGCS1a5dhhiM+a57jcTzHyRgag4daI8Cb2haG4i1 U+eg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=RixAWEvCOs5TI6IoAywsdosmAxAkvKzfEAycZgP8sUM=; b=SsJU7859bOM3YhNzZF+bvd5i9HwzYQN6uGNeKywp1jlHGEKEidkYqeQZTCZAmN8Lop tL/Saqst3K14Bik4qzwQ21shveejqK/u/FT9HYo4d9d2F1Wo4DxKxxvRNT06QHrAf0Ro DpG3yd5PAZhNzI2ElohiOy1eg93oUHMiCAavZCfhwrXg5UOmrqD4xQqGx6H1WsokWfR2 Ksvv9tpKiLtisX2HIaVhCru0kLxc5gADB+7Vyv/rXKopnd5+nT8hNd2pl0B0S8jZ6Nmc P9OeawOpypXpJyJhXNRm5CBV6IjuNDcJJphnYHnIgZOUELPFBkKub18ZSkRBy2YsCR+n rfvQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="O/ijain6"; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s20si914511eji.313.2020.09.01.09.01.50; Tue, 01 Sep 2020 09:01:50 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="O/ijain6"; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731664AbgIAQBs (ORCPT + 6 others); Tue, 1 Sep 2020 12:01:48 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:54170 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729047AbgIAQBp (ORCPT ); Tue, 1 Sep 2020 12:01:45 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 081E6nQY059182; Tue, 1 Sep 2020 09:06:49 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1598969209; bh=RixAWEvCOs5TI6IoAywsdosmAxAkvKzfEAycZgP8sUM=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=O/ijain6PDeOatHWv00hghgs347uxtwuBcIuuR+fAy7Ha25GfzHTLsy6vBM2BwOud kkO1sp5sQprOxNCjfcWuElMy1710Ibe+d4N5M58LKqU36+RCk74yNW3i+vCViivkHc w+Xf7t2QsHRjJ0kAPdL7uRnMLpBQHF2iCGfCpp/0= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 081E6ndi072961 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 1 Sep 2020 09:06:49 -0500 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Tue, 1 Sep 2020 09:06:49 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Tue, 1 Sep 2020 09:06:49 -0500 Received: from a0393678-ssd.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 081E6Zlh034944; Tue, 1 Sep 2020 09:06:46 -0500 From: Kishon Vijay Abraham I To: Tero Kristo , Nishanth Menon , Rob Herring CC: , , , Kishon Vijay Abraham I Subject: [RESEND PATCH 2/2] arm64: dts: ti: k3-j721e-common-proc-board: Configure the PCIe instances Date: Tue, 1 Sep 2020 19:36:28 +0530 Message-ID: <20200901140628.8800-3-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200901140628.8800-1-kishon@ti.com> References: <20200901140628.8800-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org J721E Common Processor Board has PCIe connectors for the 1st three PCIe instances. Configure the three PCIe instances in RC mode and disable the 4th PCIe instance. Signed-off-by: Kishon Vijay Abraham I --- .../dts/ti/k3-j721e-common-proc-board.dts | 80 +++++++++++++++++++ 1 file changed, 80 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts index c355692796a9..8b57d22ca3cc 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts @@ -558,3 +558,83 @@ status = "okay"; }; + +&serdes0 { + serdes0_pcie_link: link@0 { + reg = <0>; + cdns,num-lanes = <1>; + #phy-cells = <0>; + cdns,phy-type = ; + resets = <&serdes_wiz0 1>; + }; +}; + +&serdes1 { + serdes1_pcie_link: link@0 { + reg = <0>; + cdns,num-lanes = <2>; + #phy-cells = <0>; + cdns,phy-type = ; + resets = <&serdes_wiz1 1>, <&serdes_wiz1 2>; + }; +}; + +&serdes2 { + serdes2_pcie_link: link@0 { + reg = <0>; + cdns,num-lanes = <2>; + #phy-cells = <0>; + cdns,phy-type = ; + resets = <&serdes_wiz2 1>, <&serdes_wiz2 2>; + }; +}; + +&pcie0_rc { + reset-gpios = <&exp1 6 GPIO_ACTIVE_HIGH>; + phys = <&serdes0_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <1>; +}; + +&pcie1_rc { + reset-gpios = <&exp1 2 GPIO_ACTIVE_HIGH>; + phys = <&serdes1_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <2>; +}; + +&pcie2_rc { + reset-gpios = <&exp2 20 GPIO_ACTIVE_HIGH>; + phys = <&serdes2_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <2>; +}; + +&pcie0_ep { + phys = <&serdes0_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <1>; + status = "disabled"; +}; + +&pcie1_ep { + phys = <&serdes1_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <2>; + status = "disabled"; +}; + +&pcie2_ep { + phys = <&serdes2_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <2>; + status = "disabled"; +}; + +&pcie3_rc { + status = "disabled"; +}; + +&pcie3_ep { + status = "disabled"; +};