From patchwork Thu Sep 3 12:27:32 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Leizhen \(ThunderTown\)" X-Patchwork-Id: 249003 Delivered-To: patch@linaro.org Received: by 2002:a92:5b9c:0:0:0:0:0 with SMTP id c28csp406958ilg; Thu, 3 Sep 2020 05:28:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzCNN/KM3pB9WgsQHEsQbJR2qnc6mLMTnvXkx4sDWrBezu+gPYx8AlmxyIuyar2MxGf0wk4 X-Received: by 2002:a17:906:f0c1:: with SMTP id dk1mr1996897ejb.44.1599136139491; Thu, 03 Sep 2020 05:28:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1599136139; cv=none; d=google.com; s=arc-20160816; b=XGv9k8vnLikJwMDcusFncM1BX/CtMMxqM4KoIS/BpxpNhM5u/X0swyo6VwMKMOrXM6 s0xipQBdLLNlKYTCT40eVC/OpegfXN6/mAB50DWq8Mz4votCbOiQXDTB4V6lEhp+4xxG 7+jXUkuXJpeJzFXx5NWqfzFAVQ8rstUGEfeWjgXzLgM0RjPCmMsd/9txWEUTI1g5kY/q SiHaDjLW3Yrub7qf0W4BIJzK12gOUjk9ooCJnd4u+GkJuEHfbxcV22/4CzamGLdZEQFd vmqH5Pz24WfWbMhsuOnp8Hee/0bh5G8sT2URSdeMQx8EPq2scB/DVsf4heR9fJitV5nb +HLw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=WWG70pBUqaE/mrUz0j9Uy4SCajGgZ+07/WVmcOnSDU0=; b=zJkwK8APOzcm0j2ovM/mCNOvGSUBX7JHjqiYaTH4nVhrEJkbbVf49jhbbjcuAEoRVj UGEyrQSR4j2ElWH6rOp6nP5Hxfiw7cK0crehWhB7U3xVRzwFtgL8BpmAnZoyQi58F6G3 oWeIKKCxt/qN2QHiLrp+oZFztnBt1Ks0XrUexs+onJw0aQmAQaMP6i6cr4KG96KmiFsn IcbpMfOwxJ9iJmGG4VC2brSVGX0zsmvLwN6GXuc+WnbYzMF6fpgohJu93Cr77Sj7d8w6 37T+e33ApXm3cM+5p6GNSsrU/w2jcb3NEM5oX03bKwNyUNSwD4qiWhbHn89wJRADPwiT 7xpA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k25si1595576edv.381.2020.09.03.05.28.59; Thu, 03 Sep 2020 05:28:59 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728867AbgICM2s (ORCPT + 6 others); Thu, 3 Sep 2020 08:28:48 -0400 Received: from szxga06-in.huawei.com ([45.249.212.32]:48974 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1728837AbgICM2l (ORCPT ); Thu, 3 Sep 2020 08:28:41 -0400 Received: from DGGEMS412-HUB.china.huawei.com (unknown [172.30.72.58]) by Forcepoint Email with ESMTP id A559CB0691D417D766E8; Thu, 3 Sep 2020 20:28:32 +0800 (CST) Received: from thunder-town.china.huawei.com (10.174.177.253) by DGGEMS412-HUB.china.huawei.com (10.3.19.212) with Microsoft SMTP Server id 14.3.487.0; Thu, 3 Sep 2020 20:28:23 +0800 From: Zhen Lei To: Wei Xu , Rob Herring , linux-arm-kernel , devicetree , linux-kernel CC: Zhen Lei , Kefeng Wang Subject: [PATCH 1/3] ARM: hisi: add support for SD5203 SoC Date: Thu, 3 Sep 2020 20:27:32 +0800 Message-ID: <20200903122734.2369-2-thunder.leizhen@huawei.com> X-Mailer: git-send-email 2.26.0.windows.1 In-Reply-To: <20200903122734.2369-1-thunder.leizhen@huawei.com> References: <20200903122734.2369-1-thunder.leizhen@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.174.177.253] X-CFilter-Loop: Reflected Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Kefeng Wang Enable support for the Hisilicon SD5203 SoC. The core is ARM926EJ-S. Signed-off-by: Kefeng Wang Signed-off-by: Zhen Lei --- arch/arm/mach-hisi/Kconfig | 16 ++++++++++++++-- 1 file changed, 14 insertions(+), 2 deletions(-) -- 2.26.0.106.g9fadedd diff --git a/arch/arm/mach-hisi/Kconfig b/arch/arm/mach-hisi/Kconfig index 3b010fe7c0e9..3fb831033697 100644 --- a/arch/arm/mach-hisi/Kconfig +++ b/arch/arm/mach-hisi/Kconfig @@ -1,9 +1,9 @@ # SPDX-License-Identifier: GPL-2.0-only config ARCH_HISI bool "Hisilicon SoC Support" - depends on ARCH_MULTI_V7 + depends on ARCH_MULTI_V7 || ARCH_MULTI_V5 select ARM_AMBA - select ARM_GIC + select ARM_GIC if ARCH_MULTI_V7 select ARM_TIMER_SP804 select POWER_RESET select POWER_RESET_HISI @@ -15,6 +15,7 @@ menu "Hisilicon platform type" config ARCH_HI3xxx bool "Hisilicon Hi36xx family" + depends on ARCH_MULTI_V7 select CACHE_L2X0 select HAVE_ARM_SCU if SMP select HAVE_ARM_TWD if SMP @@ -25,6 +26,7 @@ config ARCH_HI3xxx config ARCH_HIP01 bool "Hisilicon HIP01 family" + depends on ARCH_MULTI_V7 select HAVE_ARM_SCU if SMP select HAVE_ARM_TWD if SMP select ARM_GLOBAL_TIMER @@ -33,6 +35,7 @@ config ARCH_HIP01 config ARCH_HIP04 bool "Hisilicon HiP04 Cortex A15 family" + depends on ARCH_MULTI_V7 select ARM_ERRATA_798181 if SMP select HAVE_ARM_ARCH_TIMER select MCPM if SMP @@ -43,6 +46,7 @@ config ARCH_HIP04 config ARCH_HIX5HD2 bool "Hisilicon X5HD2 family" + depends on ARCH_MULTI_V7 select CACHE_L2X0 select HAVE_ARM_SCU if SMP select HAVE_ARM_TWD if SMP @@ -50,6 +54,14 @@ config ARCH_HIX5HD2 select PINCTRL_SINGLE help Support for Hisilicon HIX5HD2 SoC family + +config ARCH_SD5203 + bool "Hisilicon SD5203 family" + depends on ARCH_MULTI_V5 + select HISILICON_SD5203_VIC + help + Support for Hisilicon SD5203 SoC family + endmenu endif