From patchwork Tue Sep 8 16:59:41 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Grygorii Strashko X-Patchwork-Id: 249306 Delivered-To: patch@linaro.org Received: by 2002:a92:5b9c:0:0:0:0:0 with SMTP id c28csp4728795ilg; Tue, 8 Sep 2020 10:00:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwL6476OfbJqcekfsVMbHMEbAn2D5/sjNYEnKI+hMxB4f8+e1uXkOgxU0zlVDd4DPvJAfco X-Received: by 2002:aa7:dcc6:: with SMTP id w6mr15747972edu.10.1599584426501; Tue, 08 Sep 2020 10:00:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1599584426; cv=none; d=google.com; s=arc-20160816; b=G1NMn2UdXnDYdAR5E3l4yoN45i/cnWpknRJS0kdNH2Eeu8N0pwjM/e+NgIvoK/F98/ Zw8scYDtmz3b9zkb4oVWyzlhZRlP860tJ7YzoGPWq8/Gj2+ecBXXYr7u04xMSMsE/XUn FcPMVfNM1uENab+j56To8WvzAwJ+M6uwpLFYa9/JjOb3McYulyev/eHCPKKKYdc+KsAH PrRK3w3NS1rfjHmIJKN1v8f33oAFIasEQ4aGes9cH7KyqlluvLZ1NATKGicXCrfzLHEl foLlPAGGaajJbA1tMDBqE1uPhHTmLOGVXg4+lvJKf3/uJRArAKtFnB4SIRgkVvcOBX1d /d6A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=PKOejH6vx5nLOnIDQFUSZ/d82lIDZbEh+49+G1IcozA=; b=dV2n9WhjtdMkMQubcxF6bMwkNKZMh1du10Rc+oxfAJzrW0NhH3CZEa2As09NBZiJOO /yiwtv1o02C7GP5FbzLpfdB1YTau3AuZcNWNMxQTxbHfauqsWrcrHtU8pvNG/GKYJfvw HW2m/OcH4SX8Zm1dHpsZvvgC8y9e8khntEvDGkhi3cxLKXsG4zKe1yil+YxuJMOyOQAu 8UnVIJbXrMxaPxFGgTjOpb2TfXcKPLdrUN0cvhpDcWlUiLq4JUmlNQaZnGSD7c3dQAQG a419OZWRijdt3S7A6kdFuMQu8g1r9omCiNQQifoHykRKf0PTFqaNyb1vZsl5iCH/QUgT Rt4Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=E8nFWq2A; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id by6si11778519edb.31.2020.09.08.10.00.26; Tue, 08 Sep 2020 10:00:26 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=E8nFWq2A; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731817AbgIHRAX (ORCPT + 6 others); Tue, 8 Sep 2020 13:00:23 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:59642 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731940AbgIHRAV (ORCPT ); Tue, 8 Sep 2020 13:00:21 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 088H0GXr087891; Tue, 8 Sep 2020 12:00:16 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1599584416; bh=PKOejH6vx5nLOnIDQFUSZ/d82lIDZbEh+49+G1IcozA=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=E8nFWq2ARuL5/ZxMwPYAmIqWQhHJLkG4peHqXH8a513Angk1wFBDNGk87bwebP6AT BLjuHF5LI98oL83Xa/yBW2IjvHrcs8z9ESwGhvRXW5Q2XmOWk0oNQeK171owMpFZto EalEoG6E7lDiH3UhNMDTKTGPp0hbJCGmn1wE/E1k= Received: from DFLE115.ent.ti.com (dfle115.ent.ti.com [10.64.6.36]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 088H0GvK049746 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 8 Sep 2020 12:00:16 -0500 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Tue, 8 Sep 2020 12:00:16 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Tue, 8 Sep 2020 12:00:16 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 088H0FS4113858; Tue, 8 Sep 2020 12:00:15 -0500 From: Grygorii Strashko To: Peter Ujfalusi , Tero Kristo , Rob Herring , Nishanth Menon , Kishon Vijay Abraham I CC: Sekhar Nori , , , , Vignesh Raghavendra , Suman Anna , Grygorii Strashko Subject: [PATCH v2 3/4] arm64: dts: ti: k3-j7200-mcu: add mcu cpsw nuss node Date: Tue, 8 Sep 2020 19:59:41 +0300 Message-ID: <20200908165942.32368-4-grygorii.strashko@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200908165942.32368-1-grygorii.strashko@ti.com> References: <20200908165942.32368-1-grygorii.strashko@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add DT node for The TI j7200 MCU SoC Gigabit Ethernet two ports Switch subsystem (MCU CPSW NUSS). Signed-off-by: Grygorii Strashko --- .../boot/dts/ti/k3-j7200-mcu-wakeup.dtsi | 74 +++++++++++++++++++ 1 file changed, 74 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi index 9ecb7e0c9cf7..06cd6a80a499 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi @@ -34,6 +34,20 @@ }; }; + mcu_conf: syscon@40f00000 { + compatible = "syscon", "simple-mfd"; + reg = <0x0 0x40f00000 0x0 0x20000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0x40f00000 0x20000>; + + phy_gmii_sel: phy@4040 { + compatible = "ti,am654-phy-gmii-sel"; + reg = <0x4040 0x4>; + #phy-cells = <1>; + }; + }; + chipid@43000014 { compatible = "ti,am654-chipid"; reg = <0x0 0x43000014 0x0 0x4>; @@ -125,4 +139,64 @@ ti,sci-rm-range-rflow = <0x00>; /* GP RFLOW */ }; }; + + mcu_cpsw: ethernet@46000000 { + compatible = "ti,j721e-cpsw-nuss"; + #address-cells = <2>; + #size-cells = <2>; + reg = <0x0 0x46000000 0x0 0x200000>; + reg-names = "cpsw_nuss"; + ranges = <0x0 0x0 0x0 0x46000000 0x0 0x200000>; + dma-coherent; + clocks = <&k3_clks 18 21>; + clock-names = "fck"; + power-domains = <&k3_pds 18 TI_SCI_PD_EXCLUSIVE>; + + dmas = <&mcu_udmap 0xf000>, + <&mcu_udmap 0xf001>, + <&mcu_udmap 0xf002>, + <&mcu_udmap 0xf003>, + <&mcu_udmap 0xf004>, + <&mcu_udmap 0xf005>, + <&mcu_udmap 0xf006>, + <&mcu_udmap 0xf007>, + <&mcu_udmap 0x7000>; + dma-names = "tx0", "tx1", "tx2", "tx3", + "tx4", "tx5", "tx6", "tx7", + "rx"; + + ethernet-ports { + #address-cells = <1>; + #size-cells = <0>; + + cpsw_port1: port@1 { + reg = <1>; + ti,mac-only; + label = "port1"; + ti,syscon-efuse = <&mcu_conf 0x200>; + phys = <&phy_gmii_sel 1>; + }; + }; + + davinci_mdio: mdio@f00 { + compatible = "ti,cpsw-mdio","ti,davinci_mdio"; + reg = <0x0 0xf00 0x0 0x100>; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&k3_clks 18 21>; + clock-names = "fck"; + bus_freq = <1000000>; + }; + + cpts@3d000 { + compatible = "ti,am65-cpts"; + reg = <0x0 0x3d000 0x0 0x400>; + clocks = <&k3_clks 18 2>; + clock-names = "cpts"; + interrupts-extended = <&gic500 GIC_SPI 858 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "cpts"; + ti,cpts-ext-ts-inputs = <4>; + ti,cpts-periodic-outputs = <2>; + }; + }; };