From patchwork Tue Sep 29 14:14:48 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Zhen Lei X-Patchwork-Id: 313772 Delivered-To: patch@linaro.org Received: by 2002:a92:5ad1:0:0:0:0:0 with SMTP id b78csp4207007ilg; Tue, 29 Sep 2020 07:16:32 -0700 (PDT) X-Google-Smtp-Source: ABdhPJznqDI8hx4xyRL91rDU+hMwNHpRCgilKdmtlzgEoTh0JVHHcdAnt/LEm9liG1k2K3+Vgxsl X-Received: by 2002:a17:906:f157:: with SMTP id gw23mr4009843ejb.325.1601388992140; Tue, 29 Sep 2020 07:16:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601388992; cv=none; d=google.com; s=arc-20160816; b=xHq686FZkzmJ+TF1poMA5qHboCVDJny0eChxUVhWVHbAGPmy+0eW/jTcHA/SeGxT+7 fthm+Co1/fLelH9xXXHntXukNyMQXsk2eFQR8dQYtpjceJAGzVgTDhvqKHAFNVXuy+D3 Fo7U9x1EOyBOrSrFa8Z4rgkFoWgPj/mF+xHKMpiub6tT6DdSYLyaroGTn5yLuJTnx9fG Kftg5t5ypHPq8Jrf+4HN6x7FFHdlk1uoDQMDQPdA2L0PzQ3bpQfvtVCGc6XBJulhVIMt mzp85J7sUZJDz1P9psTZnj5JYMctoHpCqUnlLkPMfGvlgNLw1DSWOfo89DBBrljdzb2a 5OGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=/cv5Td9YxBdozN2S0gO++Jvx9Jpl+/Nk9vHDJR9ZQk8=; b=Rg2NRUfOmaOOVrqFrJJSKsIeSrzS6afMSjmpj2OkSeDt6SrzsKsX7gxxSaXm8b8wOz PmK3q9vX2KKnQ3KSo/Y7I/tzhNCD/1CeLP3DDeu583ewV0XO5cY27cf5j5d0V0uWbyDd CbubqCAUK9M2TIl0UbSo5+PTYWNu1UKUxZiwhaRqKZSm9Lfs/SheF6WHCVT6+onPHrlH XVxZ1Yt5+mPnGM7QyjIMGt/ZlRp0xpr8bIP/C8rCFLbyGJZ8AbiIaTrpYjb15+zYDrQK gUa/Zpkh9lbnCYb2C46LR3erno0o3yqDHfB+oS7WktWBGYF3vYM4hQilkr1iQRrwUkaU Ktqg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e9si2746312ejt.529.2020.09.29.07.16.31; Tue, 29 Sep 2020 07:16:32 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730778AbgI2OQZ (ORCPT + 6 others); Tue, 29 Sep 2020 10:16:25 -0400 Received: from szxga05-in.huawei.com ([45.249.212.191]:14723 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1730772AbgI2OP2 (ORCPT ); Tue, 29 Sep 2020 10:15:28 -0400 Received: from DGGEMS414-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id AB84C16B1EE2ADFAB6D7; Tue, 29 Sep 2020 22:15:24 +0800 (CST) Received: from thunder-town.china.huawei.com (10.174.177.253) by DGGEMS414-HUB.china.huawei.com (10.3.19.214) with Microsoft SMTP Server id 14.3.487.0; Tue, 29 Sep 2020 22:15:17 +0800 From: Zhen Lei To: Wei Xu , Rob Herring , "Jonathan Cameron" , devicetree , linux-arm-kernel , linux-kernel CC: Zhen Lei , Libin , Kefeng Wang Subject: [PATCH v5 11/17] dt-bindings: arm: hisilicon: convert hisilicon, cpuctrl bindings to json-schema Date: Tue, 29 Sep 2020 22:14:48 +0800 Message-ID: <20200929141454.2312-12-thunder.leizhen@huawei.com> X-Mailer: git-send-email 2.26.0.windows.1 In-Reply-To: <20200929141454.2312-1-thunder.leizhen@huawei.com> References: <20200929141454.2312-1-thunder.leizhen@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.174.177.253] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Convert the Hisilicon CPU controller binding to DT schema format using json-schema. Signed-off-by: Zhen Lei --- .../bindings/arm/hisilicon/controller/cpuctrl.yaml | 29 ++++++++++++++++++++++ .../arm/hisilicon/controller/hisilicon,cpuctrl.txt | 8 ------ 2 files changed, 29 insertions(+), 8 deletions(-) create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/cpuctrl.yaml delete mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt -- 1.8.3 diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/cpuctrl.yaml b/Documentation/devicetree/bindings/arm/hisilicon/controller/cpuctrl.yaml new file mode 100644 index 000000000000000..f6a314db3a59416 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/hisilicon/controller/cpuctrl.yaml @@ -0,0 +1,29 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/hisilicon/controller/cpuctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Hisilicon CPU controller + +maintainers: + - Wei Xu + +description: | + The clock registers and power registers of secondary cores are defined + in CPU controller, especially in HIX5HD2 SoC. + +properties: + compatible: + items: + - const: hisilicon,cpuctrl + + reg: + maxItems: 1 + +required: + - compatible + - reg + +additionalProperties: false +... diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt deleted file mode 100644 index ceffac537671668..000000000000000 --- a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt +++ /dev/null @@ -1,8 +0,0 @@ -Hisilicon CPU controller - -Required properties: -- compatible : "hisilicon,cpuctrl" -- reg : Register address and size - -The clock registers and power registers of secondary cores are defined -in CPU controller, especially in HIX5HD2 SoC.