From patchwork Tue Sep 29 14:14:44 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Zhen Lei X-Patchwork-Id: 313773 Delivered-To: patch@linaro.org Received: by 2002:a92:5ad1:0:0:0:0:0 with SMTP id b78csp4207017ilg; Tue, 29 Sep 2020 07:16:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzykK3cpc/fajHemmMONgZc7ypKu3FRQr+nSXIm++Jkqh2cCe7hr5kBU6tZ6PwDJE33VHWu X-Received: by 2002:a17:906:c55:: with SMTP id t21mr4303497ejf.276.1601388993398; Tue, 29 Sep 2020 07:16:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601388993; cv=none; d=google.com; s=arc-20160816; b=e//vX476dODVzIG+pewoGODunKquB6kWUTSCyniqngmATUcRYiSliSRAowbIbai4SU a4Xnu8N7SkN64u7bwkjwkWwu/oYJoaZOEkDw9eEMB9k+T75WSc9Yc+PfUWD45Po+iLV+ RR40izEE8zIJ4TX5vC83Tk/B11dVUYlVT5pLnxOQgr1AWmXUVdobzjYbj8iv8ND8s37P pyVnvPd2rhwnnWg3Js7+g0oHt4Y36YS0YBPwuA/ryXpr3M/0EsuB184l8YPCzhtb1rwZ dJ3BEpA28XTJvMZe6zZB3tE5S1HWV/ad7dCrwNyZewI9bwaVAbiARmOJc9XgnCqsFftf OSdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=vBY6HV1Qej/RJ01qRTL+9wLFWIqsKm76YvTE5EBi5y0=; b=bJQCAdQGp8KlWTAa0YtzGiAciS/aMQsPg/XQtJU627g3jGA9qaNDkTRTe9lIJjUVx/ sv+Fcl0a9LazrMi4Wb5eHHDeuDzLOI537QTMX1nIF0G2K9c8Ndnc4Uvajp/LSLyQc7EK bv37svNQIsvtLXPo9yKEzgEGh/uS1Np2k0PNDq4y7lAgQoNWlvJuzblCD9S0olw7Hpe0 9gk6nhRAeIN2PKL90+JzUHb3WQYCdAzxF6mMWbEL9kWaBDqijKDtZiaSrmmdhOTd79H3 puY0PoU+aiP02Tr1aCr8TgokTgqsRJR1w33NtJ+rmZ1LGl1+R1f5ZkPoofEw1uWgsgq3 Mruw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e9si2746312ejt.529.2020.09.29.07.16.33; Tue, 29 Sep 2020 07:16:33 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730772AbgI2OQc (ORCPT + 6 others); Tue, 29 Sep 2020 10:16:32 -0400 Received: from szxga05-in.huawei.com ([45.249.212.191]:14718 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1730452AbgI2OP2 (ORCPT ); Tue, 29 Sep 2020 10:15:28 -0400 Received: from DGGEMS414-HUB.china.huawei.com (unknown [172.30.72.59]) by Forcepoint Email with ESMTP id 868946862B18E65487C6; Tue, 29 Sep 2020 22:15:24 +0800 (CST) Received: from thunder-town.china.huawei.com (10.174.177.253) by DGGEMS414-HUB.china.huawei.com (10.3.19.214) with Microsoft SMTP Server id 14.3.487.0; Tue, 29 Sep 2020 22:15:14 +0800 From: Zhen Lei To: Wei Xu , Rob Herring , "Jonathan Cameron" , devicetree , linux-arm-kernel , linux-kernel CC: Zhen Lei , Libin , Kefeng Wang Subject: [PATCH v5 07/17] ARM: debug: add UART early console support for SD5203 Date: Tue, 29 Sep 2020 22:14:44 +0800 Message-ID: <20200929141454.2312-8-thunder.leizhen@huawei.com> X-Mailer: git-send-email 2.26.0.windows.1 In-Reply-To: <20200929141454.2312-1-thunder.leizhen@huawei.com> References: <20200929141454.2312-1-thunder.leizhen@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.174.177.253] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Kefeng Wang Add support of early console for SD5203. Signed-off-by: Kefeng Wang Signed-off-by: Zhen Lei --- arch/arm/Kconfig.debug | 11 ++++++++++- 1 file changed, 10 insertions(+), 1 deletion(-) -- 1.8.3 diff --git a/arch/arm/Kconfig.debug b/arch/arm/Kconfig.debug index 80000a66a4e3549..d27a7764c3bfb46 100644 --- a/arch/arm/Kconfig.debug +++ b/arch/arm/Kconfig.debug @@ -1086,6 +1086,14 @@ choice on SA-11x0 UART ports. The kernel will check for the first enabled UART in a sequence 3-1-2. + config DEBUG_SD5203_UART + bool "Hisilicon SD5203 Debug UART" + depends on ARCH_SD5203 + select DEBUG_UART_8250 + help + Say Y here if you want kernel low-level debugging support + on SD5203 UART. + config DEBUG_SOCFPGA_UART0 depends on ARCH_SOCFPGA bool "Use SOCFPGA UART0 for low-level debug" @@ -1639,6 +1647,7 @@ config DEBUG_UART_PHYS default 0x11006000 if DEBUG_MT6589_UART0 default 0x11009000 if DEBUG_MT8135_UART3 default 0x16000000 if DEBUG_INTEGRATOR + default 0x1600d000 if DEBUG_SD5203_UART default 0x18000300 if DEBUG_BCM_5301X default 0x18000400 if DEBUG_BCM_HR2 default 0x18010000 if DEBUG_SIRFATLAS7_UART0 @@ -1841,7 +1850,7 @@ config DEBUG_UART_VIRT default 0xfec60000 if DEBUG_SIRFPRIMA2_UART1 default 0xfec90000 if DEBUG_RK32_UART2 default 0xfed0c000 if DEBUG_DAVINCI_DA8XX_UART1 - default 0xfed0d000 if DEBUG_DAVINCI_DA8XX_UART2 + default 0xfed0d000 if DEBUG_DAVINCI_DA8XX_UART2 || DEBUG_SD5203_UART default 0xfed60000 if DEBUG_RK29_UART0 default 0xfed64000 if DEBUG_RK29_UART1 || DEBUG_RK3X_UART2 default 0xfed68000 if DEBUG_RK29_UART2 || DEBUG_RK3X_UART3