From patchwork Mon Nov 2 10:11:51 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 320190 Delivered-To: patch@linaro.org Received: by 2002:a92:7b12:0:0:0:0:0 with SMTP id w18csp3599366ilc; Mon, 2 Nov 2020 02:12:37 -0800 (PST) X-Google-Smtp-Source: ABdhPJw6v0/fQJbFrdJmQbO37HVI3+wQibaiSt30IKN+yvwlnCgDrA5b6yPXo0Bxc6RT+xVvVPN/ X-Received: by 2002:a17:907:b01:: with SMTP id h1mr5132952ejl.10.1604311957126; Mon, 02 Nov 2020 02:12:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1604311957; cv=none; d=google.com; s=arc-20160816; b=ccNNnaZToybkXgRRn1VXzgakvrzc9FVfB2zdq0dhvrK+mRGpY0O9CAY93RolKkEBZi YobsJfkR3nKvFOA+oPpFcBidur2OHU21T7HJPW8b4rQ+0RPcMzsLHRfjlvfknZ9TPLMe RV4scywvIOLNHeGBcAAfntro/9zVAVa8CEzuW/QT3uR2sWhCG4bY7ay1RMofqEfotcaz oF85ri9lppyhTEKlhKNmE6f7FCXCMNQ4nsbpWZehCBdqTF65aTgk6MCi61XGaAzUsHP7 rPcQZUuQEQ35TyEve0U6zCuUXUsTTVj6/jlDuSqBRl96SSAmPdCkDXn02WXAfbOIuww4 Wz1w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=3Zn/1sH7odFvA8rHuF9tw0urF09pmV/QyOh+uZpfYck=; b=dS/SGctEW5uesEfVDw58xvjNeh9llIyLsw86zzPDFehbREmQ+Nd7oGJtMDO9PMLYfj Q1r22fSiNDc550VCe6zOuLgYZ9sjRMo9nCt/EX0hD6Wx45+84NQvyf35ULki0Y1G7K/o YRhZ0MvQZRu0OtoaLi/y5W7m7w1q0Qj2L9O4GeWi/Y1QeOx4xAwnCIpqtiEGOAruf28t bFdQMw0RA4hR1Cd0Su5keMghqgwUFgGFILIK2To1XLJb6rzQJRvwZKjUubPQnkE+5EQ5 9vSEJ3NTJZwhJF2CRJeWBl22mpipGGIEIqq8JRgJqsY8MwmpK6j0SHGw5kZQcKWhx0hU sf+g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="xO/Q2JiM"; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k7si10029829ejp.590.2020.11.02.02.12.36; Mon, 02 Nov 2020 02:12:37 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="xO/Q2JiM"; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728481AbgKBKMg (ORCPT + 6 others); Mon, 2 Nov 2020 05:12:36 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:38290 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728005AbgKBKMf (ORCPT ); Mon, 2 Nov 2020 05:12:35 -0500 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 0A2ACOdD003064; Mon, 2 Nov 2020 04:12:24 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1604311945; bh=3Zn/1sH7odFvA8rHuF9tw0urF09pmV/QyOh+uZpfYck=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=xO/Q2JiMz+kSeMW/AY9zNEBfRB7HXBKfI4XHwThua4dvWEleNSXj+6pgaQy0b0CvJ nPkg1yOgaGW7nXnKoUnj8Wptdb9OHnMsegiKWBjm3nbq1/V/VJcCIKyCJlgJzRdhJe hN+DW5Si/wPEAjmq3OeAba3tDd7ILDFq2Nui0cFM= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 0A2ACO83074593 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 2 Nov 2020 04:12:24 -0600 Received: from DLEE110.ent.ti.com (157.170.170.21) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Mon, 2 Nov 2020 04:12:21 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE110.ent.ti.com (157.170.170.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Mon, 2 Nov 2020 04:12:21 -0600 Received: from a0393678-ssd.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 0A2ABtuc059084; Mon, 2 Nov 2020 04:12:17 -0600 From: Kishon Vijay Abraham I To: Lee Jones , Rob Herring , Bjorn Helgaas , Tero Kristo , Nishanth Menon CC: Roger Quadros , , , , Subject: [PATCH 5/8] arm64: dts: ti: k3-j7200-main: Add PCIe device tree node Date: Mon, 2 Nov 2020 15:41:51 +0530 Message-ID: <20201102101154.13598-6-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201102101154.13598-1-kishon@ti.com> References: <20201102101154.13598-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add PCIe device tree node (both RC and EP) for the single PCIe instance present in j7200. Signed-off-by: Kishon Vijay Abraham I --- arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 58 +++++++++++++++++++++++ 1 file changed, 58 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi index 7668404c178b..9892704d4b67 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi @@ -25,6 +25,14 @@ #size-cells = <1>; ranges = <0x00 0x00 0x00100000 0x1c000>; + pcie1_ctrl: pcie-ctrl@4074 { + compatible = "ti,j721e-system-controller", "syscon", "simple-mfd"; + reg = <0x00004074 0x4>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x4074 0x4074 0x4>; + }; + serdes_ln_ctrl: serdes-ln-ctrl@4080 { compatible = "mmio-mux"; #mux-control-cells = <1>; @@ -478,6 +486,56 @@ }; }; + pcie1_rc: pcie@2910000 { + compatible = "ti,j7200-pcie-host", "ti,j721e-pcie-host"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x00001000>; + reg-names = "intd_cfg", "user_cfg", "reg", "cfg"; + interrupt-names = "link_state"; + interrupts = ; + device_type = "pci"; + ti,syscon-pcie-ctrl = <&pcie1_ctrl>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 240 6>; + clock-names = "fck"; + #address-cells = <3>; + #size-cells = <2>; + bus-range = <0x0 0xf>; + cdns,max-outbound-regions = <32>; + cdns,no-bar-match-nbits = <64>; + vendor-id = /bits/ 16 <0x104c>; + device-id = /bits/ 16 <0xb00f>; + msi-map = <0x0 &gic_its 0x0 0x10000>; + dma-coherent; + ranges = <0x01000000 0x0 0x18001000 0x00 0x18001000 0x0 0x0010000>, + <0x02000000 0x0 0x18011000 0x00 0x18011000 0x0 0x7fef000>; + dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; + }; + + pcie1_ep: pcie-ep@2910000 { + compatible = "ti,j7200-pcie-ep", "ti,j721e-pcie-ep"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x08000000>; + reg-names = "intd_cfg", "user_cfg", "reg", "mem"; + interrupt-names = "link_state"; + interrupts = ; + ti,syscon-pcie-ctrl = <&pcie1_ctrl>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 240 6>; + clock-names = "fck"; + cdns,max-outbound-regions = <16>; + max-functions = /bits/ 8 <6>; + dma-coherent; + }; + usbss0: cdns-usb@4104000 { compatible = "ti,j721e-usb"; reg = <0x00 0x4104000 0x00 0x100>;