From patchwork Thu Nov 19 13:26:26 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Ujfalusi X-Patchwork-Id: 328411 Delivered-To: patch@linaro.org Received: by 2002:a05:6e02:5ce:0:0:0:0 with SMTP id l14csp415691ils; Thu, 19 Nov 2020 05:26:56 -0800 (PST) X-Google-Smtp-Source: ABdhPJxx5LnyQuwGPjG+7QAmYJA6ybQGkhik7x32RIgbnwQgGPKOEEPMVppxHmd4xHK/AIaZhncV X-Received: by 2002:a50:fc95:: with SMTP id f21mr29878498edq.383.1605792416660; Thu, 19 Nov 2020 05:26:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605792416; cv=none; d=google.com; s=arc-20160816; b=y5rykDhrxPdV7QKypjys7j2VND0yyB3rMnGMOwR3ojO9guzX5uKvRG+3lqm7+YmRdT o3Bwc/c7DDS3RLs/RwVqfNlj80TwnImKsCIFRXHtZq1tfClzmo7npj77vHvd953THsnU XU3xdGAZyEutESPAPvW1sAU0iSsR6zvENMnwjvZTnfUngCvyI+dQ4hw2j8Y5FbpJ9EbH cLXdS0tSRubhRVJH6kXdTKyP5nYuPZ5PPxpL3CKZ8zYVeogNdsSev3NPu82OGf2G1ntc xEZUUUO0MtQ426xBVXs8XM95qC55NxnCbOkB96RJFOsXYSKfvI9MyIXqi8yHZoWpCo2D 80nA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=tczeh3xgLG1flSz70nYIypYmkcdLLDhFNKEPUMyUUgE=; b=JGorY7oMFz+BqKR+EU8NKGO/4GhR8n15S9tJI0ZAWW4KJWNpcLa0iAHmmcxjcLbLf2 xpE3qyXDwOnnfc8mL+u2jaZn5t2+sz6yi04wkzElgCWXoLnxD2NWE0cuM+xY+kcAdN68 Im8mxhg5LemGBrQY2dfpwinvuamGr1F8c+WnivBrGymqYj2saufw9tDJ66WJlKwgvQs4 EZkHBgjBtvWVF/FQ5EwgjNg7thcCiybx2NedaCVGs9oxEXaTOiduc+soZgVy/Zyny9A3 QAFOsSPB34Rh+QmOBHuErx+Eo+dhGLWAMb/vMI9p89OqhQNUzyPI7n3Uw1sHcnmrDeMm ZuXA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="F4vkqZ/U"; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id jp23si17362171ejb.561.2020.11.19.05.26.56; Thu, 19 Nov 2020 05:26:56 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="F4vkqZ/U"; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727180AbgKSNZo (ORCPT + 6 others); Thu, 19 Nov 2020 08:25:44 -0500 Received: from fllv0015.ext.ti.com ([198.47.19.141]:46068 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727165AbgKSNZn (ORCPT ); Thu, 19 Nov 2020 08:25:43 -0500 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 0AJDPfer072659; Thu, 19 Nov 2020 07:25:41 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1605792341; bh=tczeh3xgLG1flSz70nYIypYmkcdLLDhFNKEPUMyUUgE=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=F4vkqZ/UabaBZbC9vS5Xff1P5JJ2bBwGXTDGF5Ls9z1XgcUTKuSZD3Bq8/jUmMzLg eU2G6R9wN+pkKvtIOKwqX8KQgsIgp+iEF2cXEYOCJjVmpPKHjzIhGtJ5SzYCOZ21YT TB+6HlSwPD92FA2juZI7q/DBMalJvzmaZMcEnqtM= Received: from DLEE102.ent.ti.com (dlee102.ent.ti.com [157.170.170.32]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 0AJDPftT095128 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 19 Nov 2020 07:25:41 -0600 Received: from DLEE103.ent.ti.com (157.170.170.33) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Thu, 19 Nov 2020 07:25:40 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Thu, 19 Nov 2020 07:25:40 -0600 Received: from feketebors.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 0AJDPZhf038667; Thu, 19 Nov 2020 07:25:38 -0600 From: Peter Ujfalusi To: , CC: , , , , Subject: [PATCH 1/2] arm64: dts: ti: k3-j7200-som-p0: main_i2c0 have an ioexpander on the SOM Date: Thu, 19 Nov 2020 15:26:26 +0200 Message-ID: <20201119132627.8041-2-peter.ujfalusi@ti.com> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20201119132627.8041-1-peter.ujfalusi@ti.com> References: <20201119132627.8041-1-peter.ujfalusi@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org It is used to control several SOM level muxes to make sure that the correct signals are routed to the correct pin on the SOM <-> CPB connectors. Signed-off-by: Peter Ujfalusi --- .../dts/ti/k3-j7200-common-proc-board.dts | 11 -------- arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi | 26 +++++++++++++++++++ 2 files changed, 26 insertions(+), 11 deletions(-) -- Peter Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki Reviewed-by: Vignesh Raghavendra diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts index 6b3863108571..2721137d8943 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts @@ -43,13 +43,6 @@ J721E_WKUP_IOPAD(0x0098, PIN_INPUT, 0) /* (L4) MCU_MDIO0_MDIO */ }; &main_pmx0 { - main_i2c0_pins_default: main-i2c0-pins-default { - pinctrl-single,pins = < - J721E_IOPAD(0xd4, PIN_INPUT_PULLUP, 0) /* (V3) I2C0_SCL */ - J721E_IOPAD(0xd8, PIN_INPUT_PULLUP, 0) /* (W2) I2C0_SDA */ - >; - }; - main_i2c1_pins_default: main-i2c1-pins-default { pinctrl-single,pins = < J721E_IOPAD(0xdc, PIN_INPUT_PULLUP, 3) /* (U3) ECAP0_IN_APWM_OUT.I2C1_SCL */ @@ -146,10 +139,6 @@ &cpsw_port1 { }; &main_i2c0 { - pinctrl-names = "default"; - pinctrl-0 = <&main_i2c0_pins_default>; - clock-frequency = <400000>; - exp1: gpio@20 { compatible = "ti,tca6416"; reg = <0x20>; diff --git a/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi index fbd17d38f6b6..7b5e9aa0324e 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi @@ -48,6 +48,15 @@ J721E_WKUP_IOPAD(0x28, PIN_INPUT, 1) /* (A7) MCU_OSPI0_D7.MCU_HYPERBUS0_DQ7 */ }; }; +&main_pmx0 { + main_i2c0_pins_default: main-i2c0-pins-default { + pinctrl-single,pins = < + J721E_IOPAD(0xd4, PIN_INPUT_PULLUP, 0) /* (V3) I2C0_SCL */ + J721E_IOPAD(0xd8, PIN_INPUT_PULLUP, 0) /* (W2) I2C0_SDA */ + >; + }; +}; + &hbmc { /* OSPI and HBMC are muxed inside FSS, Bootloader will enable * appropriate node based on board detection @@ -131,3 +140,20 @@ &mailbox0_cluster10 { &mailbox0_cluster11 { status = "disabled"; }; + +&main_i2c0 { + pinctrl-names = "default"; + pinctrl-0 = <&main_i2c0_pins_default>; + clock-frequency = <400000>; + + exp_som: gpio@21 { + compatible = "ti,tca6408"; + reg = <0x21>; + gpio-controller; + #gpio-cells = <2>; + gpio-line-names = "USB2.0_MUX_SEL", "CANUART_MUX1_SEL0", + "CANUART_MUX2_SEL0", "CANUART_MUX_SEL1", + "UART/LIN_MUX_SEL", "TRC_D17/AUDIO_REFCLK_SEL", + "GPIO_LIN_EN", "CAN_STB"; + }; +};