From patchwork Thu Nov 19 13:26:52 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Aisheng Dong X-Patchwork-Id: 328589 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER, INCLUDES_PATCH, MAILING_LIST_MULTI, MSGID_FROM_MTA_HEADER, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 37ADAC63697 for ; Thu, 19 Nov 2020 13:45:17 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id CEA04246B2 for ; Thu, 19 Nov 2020 13:45:16 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b="jiyK2gqE" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726775AbgKSNpQ (ORCPT ); Thu, 19 Nov 2020 08:45:16 -0500 Received: from mail-eopbgr80051.outbound.protection.outlook.com ([40.107.8.51]:21955 "EHLO EUR04-VI1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1727333AbgKSNpP (ORCPT ); Thu, 19 Nov 2020 08:45:15 -0500 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Lqcz+3wAC0osg0ZtkS6gfZIb+Ig4t50rRXs1cWBYEQBm42p+0uA8+N//lGusQ235JUgsvIPA11qPboUrzddsWSnlX6yRcUzsPSq5XqnZJQZKKwkhoTq+5+m7Z0xtxpfsyoQtgJWE695E/8ao6N6mqPaMyEFrBOBvz3okYR9QRcivc3nI3epO6NZBzBxVhsUY4CWLJoDZKXXS+iTVh4Za51Tx6RVlNci7nlr8L3AruR82Ee66MoUa4WeDNHtzjZONMxx2BH2X5GZQ7wcbaVPp7AoyCLW31wul0ORtdho59lzASFLnluegVW/rtVBcibhRf6VW6udvpZiCSG+H1ZFFXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=GQAwr9eZBjVM9e2BjVNF3kEQVvoiL6/+vAjn15Lov+M=; b=ivDBw3CWU1IEBtN489TQoujeL1N9l2hHfatdNSW6a2wZArmZ3DiJsB5925QjmboySxi5D8CKo+qrAd9+MS1VdPkOopbzUFSU7IUJ14IusVCE/NqokI46fTEQqha+5Z//HCk1lfoWz/s9y7+q9ZnBAKhtzcDrRS6chok5tafS05EWf7KC7kpjAKX4yQ8qgauHUBEi6nnw/dyRi18yslDEW8QG+WbD5pAzQ3GqwtIhTTEfzyGZDqgzoagFqNBLXDxGfaeLzfDgLkWD9wywdLxUUWGVaMC83IAuUgTOcsjZHFRuhBkJaBZ6NtcH91G0R0OEVWl7LTbTmTw9Mkex0IyDbA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=GQAwr9eZBjVM9e2BjVNF3kEQVvoiL6/+vAjn15Lov+M=; b=jiyK2gqEVuPqM5+W0jvSU/IJEBWdJVf1fc1u8EbG/wi787nI/8jgzWJq7pPahrXr64yDVhrbdjkHSNLjRunWLmAxVytZtVv6NS36WimsuasOv0aKYJr3SL2/3pU07wmhL6Fl8NPio7TzOliHKX4WDUTkqaS0IkEtsxeBv2GQtDA= Authentication-Results: vger.kernel.org; dkim=none (message not signed) header.d=none; vger.kernel.org; dmarc=none action=none header.from=nxp.com; Received: from AM6PR04MB4966.eurprd04.prod.outlook.com (2603:10a6:20b:2::14) by AM6PR0402MB3784.eurprd04.prod.outlook.com (2603:10a6:209:23::29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3589.20; Thu, 19 Nov 2020 13:44:57 +0000 Received: from AM6PR04MB4966.eurprd04.prod.outlook.com ([fe80::3cfc:a92e:75ad:ce4a]) by AM6PR04MB4966.eurprd04.prod.outlook.com ([fe80::3cfc:a92e:75ad:ce4a%3]) with mapi id 15.20.3564.029; Thu, 19 Nov 2020 13:44:57 +0000 From: Dong Aisheng To: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: shawnguo@kernel.org, fabio.estevam@nxp.com, aisheng.dong@nxp.com, kernel@pengutronix.de, linux-imx@nxp.com, mirela.rabulea@nxp.com, jan.kiszka@siemens.com, dongas86@gmail.com Subject: [PATCH v4 13/15] arm64: dts: imx: add imx8qm common dts file Date: Thu, 19 Nov 2020 21:26:52 +0800 Message-Id: <20201119132654.1755-14-aisheng.dong@nxp.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20201119132654.1755-1-aisheng.dong@nxp.com> References: <20201119132654.1755-1-aisheng.dong@nxp.com> X-Originating-IP: [119.31.174.66] X-ClientProxiedBy: SG2PR04CA0164.apcprd04.prod.outlook.com (2603:1096:4::26) To AM6PR04MB4966.eurprd04.prod.outlook.com (2603:10a6:20b:2::14) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from b29396-OptiPlex-7040.ap.freescale.net (119.31.174.66) by SG2PR04CA0164.apcprd04.prod.outlook.com (2603:1096:4::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.20.3589.20 via Frontend Transport; Thu, 19 Nov 2020 13:44:54 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: 2e6b275a-d5aa-49c8-53f4-08d88c914dd5 X-MS-TrafficTypeDiagnostic: AM6PR0402MB3784: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6430; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 5BJwPAY8W9LbOjpmW4caO/74noPZ1OEgKonQxqrOKNqIK/AQYFDUB7inHiRyocBgL6y0zJUkRrG4l4rmkOSdX0LDoBPgBdcE3BwerNyY4Tvgu/y3Tbi1XytQK0tDu4r/XZm8/zLfmmZK9sEOx20ccn8Q71TeDhIrnnfU6ondGtksS/bC2q/xouL+qpU0ri/eet1pRV9H+jnEw9AHAHFXS57IWfgam+Uzqn7Ome3kudmq9ewYpU6/M7ujK9pzxHOTB08hFrTG0BK/zP85M8g/9HWUMtSM+AjByIfV1UHXNjwOeWvgG+dBTo+dtWTGEgGmuTN3/Rqmm04mNKm+UIg5Ql9Gvpg0MOpO4rPVRXtsYdS91prE/QS7OQTDbZBA7GGO X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM6PR04MB4966.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(136003)(366004)(376002)(346002)(396003)(83380400001)(186003)(66946007)(5660300002)(316002)(956004)(478600001)(6486002)(8676002)(66556008)(66476007)(16526019)(2616005)(36756003)(6506007)(86362001)(1076003)(26005)(4326008)(52116002)(6512007)(8936002)(2906002)(32563001); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData: jKGcCEW9UCqLSIwXSsce0QE1dTT1sLc+l0kf378QBpwPofoC+SuOPUg+uVmJCqFg55wTaqSSFfJ3ayBG77c7xknp8RRT9aOC38WIg4pg2LNlGtELUSVUFRz2AbizprYJYqBi1dh0IFf1BS7t7H9q8vMhpVmx/iPgbfQpiIlFTia61UqVLieMqEQNNNZzk2KIaoXujfl+fTX4+58tAdjytLVW4y80vOaAn92zf1apQbVbeV8dk0bx0txF0g96TPyDxJCuqWzZs/7DxWINdSt/qDvoI4uiAjRnP129WWijo9iGqFis+4fm5Eda/FTiSfonEFmNEborQsuVbdpoW8u7ZeP/1XhW9G8SaoQNBi+JByvMb3SNZB6GFnCUv63Q9ObMhj+rY+M80L2Y91vHaE9gn4RC+tckpFvDUKhJKutMnd6POq934WkjCxAmRG4wVOAB6Mu0iAG1uuJMsRwA2U/EkKD1GqrUoeppRbnAsUiSTyBCwE7T3ul5RSPtf9jKlTZwAGGGHLrEhHJycmpd8BJHMKfAK+HG4d6135yMIykWFwJ//TTL90+bIgnQnZfpZJnlFE2NaLjY48joCV3tdjeAgI0fMalgfI1/XCtiZudu93Cx0EommWaCZJKhUkzWPJu8cDIsk0cvIVLFwqKzeYGpAw== X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 2e6b275a-d5aa-49c8-53f4-08d88c914dd5 X-MS-Exchange-CrossTenant-AuthSource: AM6PR04MB4966.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Nov 2020 13:44:57.8687 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: uGp/DDUe1q03flGFqhCh28Ihqc6ApK2wMSouFTHpD21p1QIMCZ3w6khfUyiJr7pIVBc9wTqsIvheHBsFF+B95w== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM6PR0402MB3784 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The i.MX8QuadMax is a Dual (2x) Cortex-A72 and Quad (4x) Cortex-A53 proccessor with powerful graphic and multimedia features. It uses the same architecture as MX8QXP, so many SS can be reused. This patch adds i.MX8QuadMax SoC dtsi file. Cc: Rob Herring Cc: Mark Rutland Cc: devicetree@vger.kernel.org Cc: Shawn Guo Cc: Sascha Hauer Cc: Fabio Estevam Signed-off-by: Dong Aisheng --- ChangeLog: v3->v4: * change to a new supported scu mu binding v2->v3: * remove a typo change on imx8qxp.dtsi which is unrelated to this patch * include new imx8-lpcg.h v1->v2: * change to the new two cell scu clk binding --- arch/arm64/boot/dts/freescale/imx8qm.dtsi | 176 ++++++++++++++++++++++ 1 file changed, 176 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8qm.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi new file mode 100644 index 000000000000..12cd059b339b --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi @@ -0,0 +1,176 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2018-2019 NXP + * Dong Aisheng + */ + +#include +#include +#include +#include +#include + +/ { + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + aliases { + mmc0 = &usdhc1; + mmc1 = &usdhc2; + mmc2 = &usdhc3; + serial0 = &lpuart0; + }; + + cpus { + #address-cells = <2>; + #size-cells = <0>; + + cpu-map { + cluster0 { + core0 { + cpu = <&A53_0>; + }; + core1 { + cpu = <&A53_1>; + }; + core2 { + cpu = <&A53_2>; + }; + core3 { + cpu = <&A53_3>; + }; + }; + + cluster1 { + core0 { + cpu = <&A72_0>; + }; + core1 { + cpu = <&A72_1>; + }; + }; + }; + + A53_0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0 0x0>; + enable-method = "psci"; + next-level-cache = <&A53_L2>; + }; + + A53_1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0 0x1>; + enable-method = "psci"; + next-level-cache = <&A53_L2>; + }; + + A53_2: cpu@2 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0 0x2>; + enable-method = "psci"; + next-level-cache = <&A53_L2>; + }; + + A53_3: cpu@3 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0 0x3>; + enable-method = "psci"; + next-level-cache = <&A53_L2>; + }; + + A72_0: cpu@100 { + device_type = "cpu"; + compatible = "arm,cortex-a72", "arm,armv8"; + reg = <0x0 0x100>; + enable-method = "psci"; + next-level-cache = <&A72_L2>; + }; + + A72_1: cpu@101 { + device_type = "cpu"; + compatible = "arm,cortex-a72", "arm,armv8"; + reg = <0x0 0x101>; + enable-method = "psci"; + next-level-cache = <&A72_L2>; + }; + + A53_L2: l2-cache0 { + compatible = "cache"; + }; + + A72_L2: l2-cache1 { + compatible = "cache"; + }; + }; + + gic: interrupt-controller@51a00000 { + compatible = "arm,gic-v3"; + reg = <0x0 0x51a00000 0 0x10000>, /* GIC Dist */ + <0x0 0x51b00000 0 0xC0000>, /* GICR */ + <0x0 0x52000000 0 0x2000>, /* GICC */ + <0x0 0x52010000 0 0x1000>, /* GICH */ + <0x0 0x52020000 0 0x20000>; /* GICV */ + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + interrupt-parent = <&gic>; + }; + + pmu { + compatible = "arm,armv8-pmuv3"; + interrupts = ; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , /* Physical Secure */ + , /* Physical Non-Secure */ + , /* Virtual */ + ; /* Hypervisor */ + }; + + scu { + compatible = "fsl,imx-scu"; + mbox-names = "tx0", + "rx0", + "gip3"; + mboxes = <&lsio_mu1 0 0 + &lsio_mu1 1 0 + &lsio_mu1 3 3>; + + pd: imx8qx-pd { + compatible = "fsl,imx8qm-scu-pd", "fsl,scu-pd"; + #power-domain-cells = <1>; + }; + + clk: clock-controller { + compatible = "fsl,imx8qxp-clk", "fsl,scu-clk"; + #clock-cells = <2>; + }; + + iomuxc: pinctrl { + compatible = "fsl,imx8qm-iomuxc"; + }; + + }; + + /* sorted in register address */ + #include "imx8-ss-dma.dtsi" + #include "imx8-ss-conn.dtsi" + #include "imx8-ss-lsio.dtsi" +}; + +#include "imx8qm-ss-dma.dtsi" +#include "imx8qm-ss-conn.dtsi" +#include "imx8qm-ss-lsio.dtsi"