From patchwork Tue Jan 12 01:56:01 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Leizhen \(ThunderTown\)" X-Patchwork-Id: 361136 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp3364003jai; Mon, 11 Jan 2021 18:01:56 -0800 (PST) X-Google-Smtp-Source: ABdhPJxYneqc3hEdQBePJk37h8W3Rhgd5GPRa8KX6NHaN57+FxmDg9RnZd0BiojDFTRHvAu/tbSq X-Received: by 2002:a17:907:417f:: with SMTP id oe23mr1444777ejb.259.1610416915828; Mon, 11 Jan 2021 18:01:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1610416915; cv=none; d=google.com; s=arc-20160816; b=Teo1tKTkfDaUwyyCnEYjcNX+maqOQ6j2DGMp9s5v7rpLvcpe65rdM6uPdER6e2GRpR mX1MmcMmsYpH5Cm1bvkgG9ve04jKGm1l6lMDdOTqOMtkO8J3pVHY9t0sRFS/Gw7+LGP1 p4kLgE0kDOgPE+Pudt89fB+SRAX+VKdJZmBjNmlCrL62Jb9f5ERZG2hhMv1fjtm8PgGN Auiuu+LswSrqv9Jr7GyIyUjcbWCirXwJUCLV/W5Y5m/taT+AvRTzNfKczxlCuZK2PKSP nJroZWiWbvT0sSSg/kFKrxdGhc7CNTufv0ji2bO4ryBowWRxmQFmpKQD4UQy175l96lR 6Udw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=Zy0eUbX3fMMey/WlQML2pWZ9a3MhqbsU7cnmSSQDFOQ=; b=IAf93LEJ3sV/P7BzyjUcjV7bOS3MTqXdrHCqSPdHFzm+BoNb5KjmI1dmVqfu8pWpB+ ZuE0FLE5kx+gDduadqqQ800GDjgz24YscMz2NFY+wArreHVYMu/p8Qbt2jGkE3Cl5qZH BLQKDkm50lFPxSdJRuRJ+xf3Bb3uYtyZZ/KTLO390QQBG/+X3EANfA6f8G9xCemFad2+ r9v4Fa7P4PBbcQ2xYAgGRnFzOvAjcPrwqqNxLVA0vff/pRxHYpTmg8gWQSQ3tJO3OdwJ 3ZYl2JHGrDmuMn/IYTnr+UM/JVX6J0QtL3ZfDqmPVkzN+EGGH2YLP/YrOCgNIzYNjPJa +LyA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id pw3si472761ejb.186.2021.01.11.18.01.55; Mon, 11 Jan 2021 18:01:55 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729284AbhALCBc (ORCPT + 6 others); Mon, 11 Jan 2021 21:01:32 -0500 Received: from szxga04-in.huawei.com ([45.249.212.190]:10707 "EHLO szxga04-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725957AbhALCBc (ORCPT ); Mon, 11 Jan 2021 21:01:32 -0500 Received: from DGGEMS413-HUB.china.huawei.com (unknown [172.30.72.60]) by szxga04-in.huawei.com (SkyGuard) with ESMTP id 4DFDKL1jlbzl3xG; Tue, 12 Jan 2021 09:59:34 +0800 (CST) Received: from thunder-town.china.huawei.com (10.174.176.220) by DGGEMS413-HUB.china.huawei.com (10.3.19.213) with Microsoft SMTP Server id 14.3.498.0; Tue, 12 Jan 2021 10:00:44 +0800 From: Zhen Lei To: Russell King , Greg Kroah-Hartman , Will Deacon , "Haojian Zhuang" , Arnd Bergmann , Rob Herring , Wei Xu , devicetree , linux-arm-kernel , linux-kernel CC: Zhen Lei Subject: [PATCH v3 2/3] dt-bindings: arm: hisilicon: Add binding for L3 cache controller Date: Tue, 12 Jan 2021 09:56:01 +0800 Message-ID: <20210112015602.497-3-thunder.leizhen@huawei.com> X-Mailer: git-send-email 2.26.0.windows.1 In-Reply-To: <20210112015602.497-1-thunder.leizhen@huawei.com> References: <20210112015602.497-1-thunder.leizhen@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.174.176.220] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add devicetree binding for Hisilicon L3 cache controller. Signed-off-by: Zhen Lei --- .../bindings/arm/hisilicon/l3cache.yaml | 37 +++++++++++++++++++ 1 file changed, 37 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/l3cache.yaml -- 2.26.0.106.g9fadedd diff --git a/Documentation/devicetree/bindings/arm/hisilicon/l3cache.yaml b/Documentation/devicetree/bindings/arm/hisilicon/l3cache.yaml new file mode 100644 index 000000000000000..f411818bad23741 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/hisilicon/l3cache.yaml @@ -0,0 +1,37 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/hisilicon/l3cache.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Hisilicon L3 cache controller + +maintainers: + - Wei Xu + +description: | + The Hisilicon L3 outer cache controller supports a maximum of 36-bit physical + addresses. The data cached in the L3 outer cache can be operated based on the + physical address range or the entire cache. + +properties: + compatible: + items: + - const: hisilicon,l3cache + + reg: + maxItems: 1 + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + l3cache@f302b000 { + compatible = "hisilicon,l3cache"; + reg = <0xf302b000 0x1000>; + }; +...